METHOD FOR FABRICATING ELECTRONIC PACKAGE

An electronic package is provided, which includes: a circuit structure having opposite first and second surfaces; a metal layer formed on the first surface of the circuit structure; an electronic element disposed on the metal layer; an encapsulant encapsulating the electronic element; a plurality of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Lai, Chieh-Lung, Lu, Chang-Lun, Chen, Lu-Yi, Li, Hung-Yuan, Peng, Shih-Liang
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Lai, Chieh-Lung
Lu, Chang-Lun
Chen, Lu-Yi
Li, Hung-Yuan
Peng, Shih-Liang
description An electronic package is provided, which includes: a circuit structure having opposite first and second surfaces; a metal layer formed on the first surface of the circuit structure; an electronic element disposed on the metal layer; an encapsulant encapsulating the electronic element; a plurality of conductive posts disposed on the second surface of the circuit structure; and an insulating layer encapsulating the conductive posts. The conductive posts of various sizes can be fabricated according to different aspect ratio requirements so as to make end products lighter, thinner, shorter and smaller. The disclosure further provides a method for fabricating the electronic package.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019043798A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019043798A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019043798A13</originalsourceid><addsrcrecordid>eNrjZND0dQ3x8HdRcPMPUnBzdArydHYM8fRzV3D1cXUOCfL383RWCHB09nZ0d-VhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhpYGJsbmlhaOhsbEqQIAqhslMA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR FABRICATING ELECTRONIC PACKAGE</title><source>esp@cenet</source><creator>Lai, Chieh-Lung ; Lu, Chang-Lun ; Chen, Lu-Yi ; Li, Hung-Yuan ; Peng, Shih-Liang</creator><creatorcontrib>Lai, Chieh-Lung ; Lu, Chang-Lun ; Chen, Lu-Yi ; Li, Hung-Yuan ; Peng, Shih-Liang</creatorcontrib><description>An electronic package is provided, which includes: a circuit structure having opposite first and second surfaces; a metal layer formed on the first surface of the circuit structure; an electronic element disposed on the metal layer; an encapsulant encapsulating the electronic element; a plurality of conductive posts disposed on the second surface of the circuit structure; and an insulating layer encapsulating the conductive posts. The conductive posts of various sizes can be fabricated according to different aspect ratio requirements so as to make end products lighter, thinner, shorter and smaller. The disclosure further provides a method for fabricating the electronic package.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190207&amp;DB=EPODOC&amp;CC=US&amp;NR=2019043798A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190207&amp;DB=EPODOC&amp;CC=US&amp;NR=2019043798A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lai, Chieh-Lung</creatorcontrib><creatorcontrib>Lu, Chang-Lun</creatorcontrib><creatorcontrib>Chen, Lu-Yi</creatorcontrib><creatorcontrib>Li, Hung-Yuan</creatorcontrib><creatorcontrib>Peng, Shih-Liang</creatorcontrib><title>METHOD FOR FABRICATING ELECTRONIC PACKAGE</title><description>An electronic package is provided, which includes: a circuit structure having opposite first and second surfaces; a metal layer formed on the first surface of the circuit structure; an electronic element disposed on the metal layer; an encapsulant encapsulating the electronic element; a plurality of conductive posts disposed on the second surface of the circuit structure; and an insulating layer encapsulating the conductive posts. The conductive posts of various sizes can be fabricated according to different aspect ratio requirements so as to make end products lighter, thinner, shorter and smaller. The disclosure further provides a method for fabricating the electronic package.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND0dQ3x8HdRcPMPUnBzdArydHYM8fRzV3D1cXUOCfL383RWCHB09nZ0d-VhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhpYGJsbmlhaOhsbEqQIAqhslMA</recordid><startdate>20190207</startdate><enddate>20190207</enddate><creator>Lai, Chieh-Lung</creator><creator>Lu, Chang-Lun</creator><creator>Chen, Lu-Yi</creator><creator>Li, Hung-Yuan</creator><creator>Peng, Shih-Liang</creator><scope>EVB</scope></search><sort><creationdate>20190207</creationdate><title>METHOD FOR FABRICATING ELECTRONIC PACKAGE</title><author>Lai, Chieh-Lung ; Lu, Chang-Lun ; Chen, Lu-Yi ; Li, Hung-Yuan ; Peng, Shih-Liang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019043798A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Lai, Chieh-Lung</creatorcontrib><creatorcontrib>Lu, Chang-Lun</creatorcontrib><creatorcontrib>Chen, Lu-Yi</creatorcontrib><creatorcontrib>Li, Hung-Yuan</creatorcontrib><creatorcontrib>Peng, Shih-Liang</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lai, Chieh-Lung</au><au>Lu, Chang-Lun</au><au>Chen, Lu-Yi</au><au>Li, Hung-Yuan</au><au>Peng, Shih-Liang</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR FABRICATING ELECTRONIC PACKAGE</title><date>2019-02-07</date><risdate>2019</risdate><abstract>An electronic package is provided, which includes: a circuit structure having opposite first and second surfaces; a metal layer formed on the first surface of the circuit structure; an electronic element disposed on the metal layer; an encapsulant encapsulating the electronic element; a plurality of conductive posts disposed on the second surface of the circuit structure; and an insulating layer encapsulating the conductive posts. The conductive posts of various sizes can be fabricated according to different aspect ratio requirements so as to make end products lighter, thinner, shorter and smaller. The disclosure further provides a method for fabricating the electronic package.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2019043798A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title METHOD FOR FABRICATING ELECTRONIC PACKAGE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T15%3A46%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lai,%20Chieh-Lung&rft.date=2019-02-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019043798A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true