SILICON WAFER SINGLE-SIDE POLISHING METHOD
A silicon wafer single-side polishing method that can significantly improve the stepped minute defect occurrence rate is provided. The silicon wafer single-side polishing method comprises: a first polishing step of performing polishing on one side of a silicon wafer under a first polishing condition...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | NAKAJIMA, Toshiharu KOBUCHI, Syunya SUGIMORI, Katsuhisa KOZASA, Kazuaki |
| description | A silicon wafer single-side polishing method that can significantly improve the stepped minute defect occurrence rate is provided. The silicon wafer single-side polishing method comprises: a first polishing step of performing polishing on one side of a silicon wafer under a first polishing condition; and a second polishing step of performing polishing on the silicon wafer under a second polishing condition in which at least one of an applied pressure and a relative speed in the first polishing condition is changed, after the first polishing step, wherein a polishing rate ratio according to the first polishing condition is higher than a polishing rate ratio according to the second polishing condition. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019030676A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019030676A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019030676A13</originalsourceid><addsrcrecordid>eNrjZNAK9vTxdPb3Uwh3dHMNUgj29HP3cdUN9nRxVQjw9_EM9gAKKPi6hnj4u_AwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDQ0sDYwMzczNHQ2PiVAEA4O8lkQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SILICON WAFER SINGLE-SIDE POLISHING METHOD</title><source>esp@cenet</source><creator>NAKAJIMA, Toshiharu ; KOBUCHI, Syunya ; SUGIMORI, Katsuhisa ; KOZASA, Kazuaki</creator><creatorcontrib>NAKAJIMA, Toshiharu ; KOBUCHI, Syunya ; SUGIMORI, Katsuhisa ; KOZASA, Kazuaki</creatorcontrib><description>A silicon wafer single-side polishing method that can significantly improve the stepped minute defect occurrence rate is provided. The silicon wafer single-side polishing method comprises: a first polishing step of performing polishing on one side of a silicon wafer under a first polishing condition; and a second polishing step of performing polishing on the silicon wafer under a second polishing condition in which at least one of an applied pressure and a relative speed in the first polishing condition is changed, after the first polishing step, wherein a polishing rate ratio according to the first polishing condition is higher than a polishing rate ratio according to the second polishing condition.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; DRESSING OR CONDITIONING OF ABRADING SURFACES ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS ; GRINDING ; MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING ; PERFORMING OPERATIONS ; POLISHING ; SEMICONDUCTOR DEVICES ; TRANSPORTING</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190131&DB=EPODOC&CC=US&NR=2019030676A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190131&DB=EPODOC&CC=US&NR=2019030676A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAKAJIMA, Toshiharu</creatorcontrib><creatorcontrib>KOBUCHI, Syunya</creatorcontrib><creatorcontrib>SUGIMORI, Katsuhisa</creatorcontrib><creatorcontrib>KOZASA, Kazuaki</creatorcontrib><title>SILICON WAFER SINGLE-SIDE POLISHING METHOD</title><description>A silicon wafer single-side polishing method that can significantly improve the stepped minute defect occurrence rate is provided. The silicon wafer single-side polishing method comprises: a first polishing step of performing polishing on one side of a silicon wafer under a first polishing condition; and a second polishing step of performing polishing on the silicon wafer under a second polishing condition in which at least one of an applied pressure and a relative speed in the first polishing condition is changed, after the first polishing step, wherein a polishing rate ratio according to the first polishing condition is higher than a polishing rate ratio according to the second polishing condition.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>DRESSING OR CONDITIONING OF ABRADING SURFACES</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS</subject><subject>GRINDING</subject><subject>MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING</subject><subject>PERFORMING OPERATIONS</subject><subject>POLISHING</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAK9vTxdPb3Uwh3dHMNUgj29HP3cdUN9nRxVQjw9_EM9gAKKPi6hnj4u_AwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDQ0sDYwMzczNHQ2PiVAEA4O8lkQ</recordid><startdate>20190131</startdate><enddate>20190131</enddate><creator>NAKAJIMA, Toshiharu</creator><creator>KOBUCHI, Syunya</creator><creator>SUGIMORI, Katsuhisa</creator><creator>KOZASA, Kazuaki</creator><scope>EVB</scope></search><sort><creationdate>20190131</creationdate><title>SILICON WAFER SINGLE-SIDE POLISHING METHOD</title><author>NAKAJIMA, Toshiharu ; KOBUCHI, Syunya ; SUGIMORI, Katsuhisa ; KOZASA, Kazuaki</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019030676A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>DRESSING OR CONDITIONING OF ABRADING SURFACES</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS</topic><topic>GRINDING</topic><topic>MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING</topic><topic>PERFORMING OPERATIONS</topic><topic>POLISHING</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>NAKAJIMA, Toshiharu</creatorcontrib><creatorcontrib>KOBUCHI, Syunya</creatorcontrib><creatorcontrib>SUGIMORI, Katsuhisa</creatorcontrib><creatorcontrib>KOZASA, Kazuaki</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAKAJIMA, Toshiharu</au><au>KOBUCHI, Syunya</au><au>SUGIMORI, Katsuhisa</au><au>KOZASA, Kazuaki</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SILICON WAFER SINGLE-SIDE POLISHING METHOD</title><date>2019-01-31</date><risdate>2019</risdate><abstract>A silicon wafer single-side polishing method that can significantly improve the stepped minute defect occurrence rate is provided. The silicon wafer single-side polishing method comprises: a first polishing step of performing polishing on one side of a silicon wafer under a first polishing condition; and a second polishing step of performing polishing on the silicon wafer under a second polishing condition in which at least one of an applied pressure and a relative speed in the first polishing condition is changed, after the first polishing step, wherein a polishing rate ratio according to the first polishing condition is higher than a polishing rate ratio according to the second polishing condition.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2019030676A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS DRESSING OR CONDITIONING OF ABRADING SURFACES ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS GRINDING MACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING PERFORMING OPERATIONS POLISHING SEMICONDUCTOR DEVICES TRANSPORTING |
| title | SILICON WAFER SINGLE-SIDE POLISHING METHOD |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T23%3A50%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAKAJIMA,%20Toshiharu&rft.date=2019-01-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019030676A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |