FREQUENCY SYNTHESIS FOR MEMORY INPUT-OUTPUT OPERATIONS

A memory channel including an internal clock circuit is disclosed. The clock circuit may synthesize an internal clock signal for use by one or more components of the memory channel. The internal clock signal may have a different frequency than an external clock frequency. The memory channel may incl...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Skinner, Daniel, Gans, Dean, Chae, Moo Sung
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Skinner, Daniel
Gans, Dean
Chae, Moo Sung
description A memory channel including an internal clock circuit is disclosed. The clock circuit may synthesize an internal clock signal for use by one or more components of the memory channel. The internal clock signal may have a different frequency than an external clock frequency. The memory channel may include multiple clock circuits that generate multiple internal clock signals. Each portion of the memory channel associated with a different clock circuit may be phase and/or frequency independent of the other portions of the memory channel. The clock circuit may synthesize an internal clock signal based on an external clock signal. The clock circuit may use encoded timing data from an encoded I/O scheme to align the phase of the internal clock signal to a data signal.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019027208A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019027208A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019027208A13</originalsourceid><addsrcrecordid>eNrjZDBzC3INDHX1c45UCI70C_FwDfYMVnDzD1LwdfX1D4pU8PQLCA3R9Q8NAVIK_gGuQY4hnv5-wTwMrGmJOcWpvFCam0HZzTXE2UM3tSA_PrW4IDE5NS-1JD402MjA0NLAyNzIwMLR0Jg4VQANfSmd</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FREQUENCY SYNTHESIS FOR MEMORY INPUT-OUTPUT OPERATIONS</title><source>esp@cenet</source><creator>Skinner, Daniel ; Gans, Dean ; Chae, Moo Sung</creator><creatorcontrib>Skinner, Daniel ; Gans, Dean ; Chae, Moo Sung</creatorcontrib><description>A memory channel including an internal clock circuit is disclosed. The clock circuit may synthesize an internal clock signal for use by one or more components of the memory channel. The internal clock signal may have a different frequency than an external clock frequency. The memory channel may include multiple clock circuits that generate multiple internal clock signals. Each portion of the memory channel associated with a different clock circuit may be phase and/or frequency independent of the other portions of the memory channel. The clock circuit may synthesize an internal clock signal based on an external clock signal. The clock circuit may use encoded timing data from an encoded I/O scheme to align the phase of the internal clock signal to a data signal.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190124&amp;DB=EPODOC&amp;CC=US&amp;NR=2019027208A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190124&amp;DB=EPODOC&amp;CC=US&amp;NR=2019027208A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Skinner, Daniel</creatorcontrib><creatorcontrib>Gans, Dean</creatorcontrib><creatorcontrib>Chae, Moo Sung</creatorcontrib><title>FREQUENCY SYNTHESIS FOR MEMORY INPUT-OUTPUT OPERATIONS</title><description>A memory channel including an internal clock circuit is disclosed. The clock circuit may synthesize an internal clock signal for use by one or more components of the memory channel. The internal clock signal may have a different frequency than an external clock frequency. The memory channel may include multiple clock circuits that generate multiple internal clock signals. Each portion of the memory channel associated with a different clock circuit may be phase and/or frequency independent of the other portions of the memory channel. The clock circuit may synthesize an internal clock signal based on an external clock signal. The clock circuit may use encoded timing data from an encoded I/O scheme to align the phase of the internal clock signal to a data signal.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBzC3INDHX1c45UCI70C_FwDfYMVnDzD1LwdfX1D4pU8PQLCA3R9Q8NAVIK_gGuQY4hnv5-wTwMrGmJOcWpvFCam0HZzTXE2UM3tSA_PrW4IDE5NS-1JD402MjA0NLAyNzIwMLR0Jg4VQANfSmd</recordid><startdate>20190124</startdate><enddate>20190124</enddate><creator>Skinner, Daniel</creator><creator>Gans, Dean</creator><creator>Chae, Moo Sung</creator><scope>EVB</scope></search><sort><creationdate>20190124</creationdate><title>FREQUENCY SYNTHESIS FOR MEMORY INPUT-OUTPUT OPERATIONS</title><author>Skinner, Daniel ; Gans, Dean ; Chae, Moo Sung</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019027208A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Skinner, Daniel</creatorcontrib><creatorcontrib>Gans, Dean</creatorcontrib><creatorcontrib>Chae, Moo Sung</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Skinner, Daniel</au><au>Gans, Dean</au><au>Chae, Moo Sung</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FREQUENCY SYNTHESIS FOR MEMORY INPUT-OUTPUT OPERATIONS</title><date>2019-01-24</date><risdate>2019</risdate><abstract>A memory channel including an internal clock circuit is disclosed. The clock circuit may synthesize an internal clock signal for use by one or more components of the memory channel. The internal clock signal may have a different frequency than an external clock frequency. The memory channel may include multiple clock circuits that generate multiple internal clock signals. Each portion of the memory channel associated with a different clock circuit may be phase and/or frequency independent of the other portions of the memory channel. The clock circuit may synthesize an internal clock signal based on an external clock signal. The clock circuit may use encoded timing data from an encoded I/O scheme to align the phase of the internal clock signal to a data signal.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2019027208A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title FREQUENCY SYNTHESIS FOR MEMORY INPUT-OUTPUT OPERATIONS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T09%3A06%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Skinner,%20Daniel&rft.date=2019-01-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019027208A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true