OPERATING DIFFERENT PROCESSOR CACHE LEVELS

A computer implemented method to operate different processor cache levels of a cache hierarchy for a processor with pipelined execution is suggested. The cache hierarchy comprises at least a lower hierarchy level entity and a higher hierarchy level entity. The method comprises: sending a fetch reque...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Jacobi, Christian, Saporito, Anthony, Kaltenbach, Markus, Mayer, Ulrich, Friedmann, Simon H
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Jacobi, Christian Saporito, Anthony Kaltenbach, Markus Mayer, Ulrich Friedmann, Simon H
description	A computer implemented method to operate different processor cache levels of a cache hierarchy for a processor with pipelined execution is suggested. The cache hierarchy comprises at least a lower hierarchy level entity and a higher hierarchy level entity. The method comprises: sending a fetch request to the cache hierarchy; detecting a miss event from a lower hierarchy level entity; sending a fetch request to a higher hierarchy level entity; and scheduling at least one write pass.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019018769A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019018769A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019018769A13</originalsourceid><addsrcrecordid>eNrjZNDyD3ANcgzx9HNXcPF0c3MNcvULUQgI8nd2DQ72D1JwdnT2cFXwcQ1z9QnmYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoaWBoYW5maWjobGxKkCAO6pJbo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>OPERATING DIFFERENT PROCESSOR CACHE LEVELS</title><source>esp@cenet</source><creator>Jacobi, Christian ; Saporito, Anthony ; Kaltenbach, Markus ; Mayer, Ulrich ; Friedmann, Simon H</creator><creatorcontrib>Jacobi, Christian ; Saporito, Anthony ; Kaltenbach, Markus ; Mayer, Ulrich ; Friedmann, Simon H</creatorcontrib><description>A computer implemented method to operate different processor cache levels of a cache hierarchy for a processor with pipelined execution is suggested. The cache hierarchy comprises at least a lower hierarchy level entity and a higher hierarchy level entity. The method comprises: sending a fetch request to the cache hierarchy; detecting a miss event from a lower hierarchy level entity; sending a fetch request to a higher hierarchy level entity; and scheduling at least one write pass.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190117&DB=EPODOC&CC=US&NR=2019018769A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190117&DB=EPODOC&CC=US&NR=2019018769A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jacobi, Christian</creatorcontrib><creatorcontrib>Saporito, Anthony</creatorcontrib><creatorcontrib>Kaltenbach, Markus</creatorcontrib><creatorcontrib>Mayer, Ulrich</creatorcontrib><creatorcontrib>Friedmann, Simon H</creatorcontrib><title>OPERATING DIFFERENT PROCESSOR CACHE LEVELS</title><description>A computer implemented method to operate different processor cache levels of a cache hierarchy for a processor with pipelined execution is suggested. The cache hierarchy comprises at least a lower hierarchy level entity and a higher hierarchy level entity. The method comprises: sending a fetch request to the cache hierarchy; detecting a miss event from a lower hierarchy level entity; sending a fetch request to a higher hierarchy level entity; and scheduling at least one write pass.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDyD3ANcgzx9HNXcPF0c3MNcvULUQgI8nd2DQ72D1JwdnT2cFXwcQ1z9QnmYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoaWBoYW5maWjobGxKkCAO6pJbo</recordid><startdate>20190117</startdate><enddate>20190117</enddate><creator>Jacobi, Christian</creator><creator>Saporito, Anthony</creator><creator>Kaltenbach, Markus</creator><creator>Mayer, Ulrich</creator><creator>Friedmann, Simon H</creator><scope>EVB</scope></search><sort><creationdate>20190117</creationdate><title>OPERATING DIFFERENT PROCESSOR CACHE LEVELS</title><author>Jacobi, Christian ; Saporito, Anthony ; Kaltenbach, Markus ; Mayer, Ulrich ; Friedmann, Simon H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019018769A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Jacobi, Christian</creatorcontrib><creatorcontrib>Saporito, Anthony</creatorcontrib><creatorcontrib>Kaltenbach, Markus</creatorcontrib><creatorcontrib>Mayer, Ulrich</creatorcontrib><creatorcontrib>Friedmann, Simon H</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jacobi, Christian</au><au>Saporito, Anthony</au><au>Kaltenbach, Markus</au><au>Mayer, Ulrich</au><au>Friedmann, Simon H</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>OPERATING DIFFERENT PROCESSOR CACHE LEVELS</title><date>2019-01-17</date><risdate>2019</risdate><abstract>A computer implemented method to operate different processor cache levels of a cache hierarchy for a processor with pipelined execution is suggested. The cache hierarchy comprises at least a lower hierarchy level entity and a higher hierarchy level entity. The method comprises: sending a fetch request to the cache hierarchy; detecting a miss event from a lower hierarchy level entity; sending a fetch request to a higher hierarchy level entity; and scheduling at least one write pass.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2019018769A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	OPERATING DIFFERENT PROCESSOR CACHE LEVELS
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T19%3A03%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Jacobi,%20Christian&rft.date=2019-01-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019018769A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true