MULTILAYER STRUCTURE AND RELATED METHOD OF MANUFACTURE FOR ELECTRONICS
A method for manufacturing a multilayer structure, includes obtaining a substrate film for accommodating electronics, providing, preferably at least in part by printed electronics technology, a number of conductive traces, and optionally electronic components, at least on a first side of the substra...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SÄÄSKI, Jarmo HAAG, Ronald H KERÄNEN, Antti HEIKKINEN, Mikko |
| description | A method for manufacturing a multilayer structure, includes obtaining a substrate film for accommodating electronics, providing, preferably at least in part by printed electronics technology, a number of conductive traces, and optionally electronic components, at least on a first side of the substrate film to establish a predetermined circuit design, providing a connector element to said substrate film to electrically connect to the circuit, wherein the substrate film is arranged with at least one hole, preferably through hole, substantially matching the location of the connector element so that a number of electrically conductive contact members of the connector element are accessible from a second, opposite side of the substrate film via said at least one hole, and molding thermoplastic material on said first side of the substrate film and said connector element to substantially cover the established circuit and the side of the connector element facing the material. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2018359860A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2018359860A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2018359860A13</originalsourceid><addsrcrecordid>eNrjZHDzDfUJ8fRxjHQNUggOCQp1DgkNclVw9HNRCHL1cQxxdVHwdQ3x8HdR8HdT8HX0C3VzhKhw8w9ScPVxdQ4J8vfzdA7mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoYWxqaWFmYGjobGxKkCAIlMLZU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTILAYER STRUCTURE AND RELATED METHOD OF MANUFACTURE FOR ELECTRONICS</title><source>esp@cenet</source><creator>SÄÄSKI, Jarmo ; HAAG, Ronald H ; KERÄNEN, Antti ; HEIKKINEN, Mikko</creator><creatorcontrib>SÄÄSKI, Jarmo ; HAAG, Ronald H ; KERÄNEN, Antti ; HEIKKINEN, Mikko</creatorcontrib><description>A method for manufacturing a multilayer structure, includes obtaining a substrate film for accommodating electronics, providing, preferably at least in part by printed electronics technology, a number of conductive traces, and optionally electronic components, at least on a first side of the substrate film to establish a predetermined circuit design, providing a connector element to said substrate film to electrically connect to the circuit, wherein the substrate film is arranged with at least one hole, preferably through hole, substantially matching the location of the connector element so that a number of electrically conductive contact members of the connector element are accessible from a second, opposite side of the substrate film via said at least one hole, and molding thermoplastic material on said first side of the substrate film and said connector element to substantially cover the established circuit and the side of the connector element facing the material.</description><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181213&DB=EPODOC&CC=US&NR=2018359860A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181213&DB=EPODOC&CC=US&NR=2018359860A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SÄÄSKI, Jarmo</creatorcontrib><creatorcontrib>HAAG, Ronald H</creatorcontrib><creatorcontrib>KERÄNEN, Antti</creatorcontrib><creatorcontrib>HEIKKINEN, Mikko</creatorcontrib><title>MULTILAYER STRUCTURE AND RELATED METHOD OF MANUFACTURE FOR ELECTRONICS</title><description>A method for manufacturing a multilayer structure, includes obtaining a substrate film for accommodating electronics, providing, preferably at least in part by printed electronics technology, a number of conductive traces, and optionally electronic components, at least on a first side of the substrate film to establish a predetermined circuit design, providing a connector element to said substrate film to electrically connect to the circuit, wherein the substrate film is arranged with at least one hole, preferably through hole, substantially matching the location of the connector element so that a number of electrically conductive contact members of the connector element are accessible from a second, opposite side of the substrate film via said at least one hole, and molding thermoplastic material on said first side of the substrate film and said connector element to substantially cover the established circuit and the side of the connector element facing the material.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHDzDfUJ8fRxjHQNUggOCQp1DgkNclVw9HNRCHL1cQxxdVHwdQ3x8HdR8HdT8HX0C3VzhKhw8w9ScPVxdQ4J8vfzdA7mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoYWxqaWFmYGjobGxKkCAIlMLZU</recordid><startdate>20181213</startdate><enddate>20181213</enddate><creator>SÄÄSKI, Jarmo</creator><creator>HAAG, Ronald H</creator><creator>KERÄNEN, Antti</creator><creator>HEIKKINEN, Mikko</creator><scope>EVB</scope></search><sort><creationdate>20181213</creationdate><title>MULTILAYER STRUCTURE AND RELATED METHOD OF MANUFACTURE FOR ELECTRONICS</title><author>SÄÄSKI, Jarmo ; HAAG, Ronald H ; KERÄNEN, Antti ; HEIKKINEN, Mikko</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2018359860A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>SÄÄSKI, Jarmo</creatorcontrib><creatorcontrib>HAAG, Ronald H</creatorcontrib><creatorcontrib>KERÄNEN, Antti</creatorcontrib><creatorcontrib>HEIKKINEN, Mikko</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SÄÄSKI, Jarmo</au><au>HAAG, Ronald H</au><au>KERÄNEN, Antti</au><au>HEIKKINEN, Mikko</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTILAYER STRUCTURE AND RELATED METHOD OF MANUFACTURE FOR ELECTRONICS</title><date>2018-12-13</date><risdate>2018</risdate><abstract>A method for manufacturing a multilayer structure, includes obtaining a substrate film for accommodating electronics, providing, preferably at least in part by printed electronics technology, a number of conductive traces, and optionally electronic components, at least on a first side of the substrate film to establish a predetermined circuit design, providing a connector element to said substrate film to electrically connect to the circuit, wherein the substrate film is arranged with at least one hole, preferably through hole, substantially matching the location of the connector element so that a number of electrically conductive contact members of the connector element are accessible from a second, opposite side of the substrate film via said at least one hole, and molding thermoplastic material on said first side of the substrate film and said connector element to substantially cover the established circuit and the side of the connector element facing the material.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2018359860A1 |
| source | esp@cenet |
| subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
| title | MULTILAYER STRUCTURE AND RELATED METHOD OF MANUFACTURE FOR ELECTRONICS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T06%3A52%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=S%C3%84%C3%84SKI,%20Jarmo&rft.date=2018-12-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2018359860A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |