Combined Analog Architecture and Functionality in a Mixed-Signal Array

A programmable device comprises a plurality of programmable blocks, a debug interface coupled with the plurality of programmable blocks, a debug interface coupled with the plurality of programmable blocks, and a power manger coupled with the plurality of programmable blocks. The power manager is con...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Kutz, Harold M, Byrkett, Bruce E, Williams, Timothy John, Thiagarajan, Eashwar, Sullam, Bert S, Hastings, Mark E, Wright, David G, Seguine, Dennis R, Snyder, Warren S, Shutt, James H, Mar, Monte, Kohagen, Nathan Wayne
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Kutz, Harold M
Byrkett, Bruce E
Williams, Timothy John
Thiagarajan, Eashwar
Sullam, Bert S
Hastings, Mark E
Wright, David G
Seguine, Dennis R
Snyder, Warren S
Shutt, James H
Mar, Monte
Kohagen, Nathan Wayne
description A programmable device comprises a plurality of programmable blocks, a debug interface coupled with the plurality of programmable blocks, a debug interface coupled with the plurality of programmable blocks, and a power manger coupled with the plurality of programmable blocks. The power manager is configured to supply power to a subset of the plurality of programmable blocks during debugging of the subset while maintaining a different subset of the plurality of programmable blocks in a lower power mode.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2018292454A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2018292454A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2018292454A13</originalsourceid><addsrcrecordid>eNrjZHBzzs9NysxLTVFwzEvMyU9XcCxKzsgsSU0uKS1KVUjMS1FwK81LLsnMB8pmllQqZOYpJCr4ZlakpugGZ6YDBYEaihIreRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGhhZGlkYmpiaOhMXGqAKkeM9Y</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Combined Analog Architecture and Functionality in a Mixed-Signal Array</title><source>esp@cenet</source><creator>Kutz, Harold M ; Byrkett, Bruce E ; Williams, Timothy John ; Thiagarajan, Eashwar ; Sullam, Bert S ; Hastings, Mark E ; Wright, David G ; Seguine, Dennis R ; Snyder, Warren S ; Shutt, James H ; Mar, Monte ; Kohagen, Nathan Wayne</creator><creatorcontrib>Kutz, Harold M ; Byrkett, Bruce E ; Williams, Timothy John ; Thiagarajan, Eashwar ; Sullam, Bert S ; Hastings, Mark E ; Wright, David G ; Seguine, Dennis R ; Snyder, Warren S ; Shutt, James H ; Mar, Monte ; Kohagen, Nathan Wayne</creatorcontrib><description>A programmable device comprises a plurality of programmable blocks, a debug interface coupled with the plurality of programmable blocks, a debug interface coupled with the plurality of programmable blocks, and a power manger coupled with the plurality of programmable blocks. The power manager is configured to supply power to a subset of the plurality of programmable blocks during debugging of the subset while maintaining a different subset of the plurality of programmable blocks in a lower power mode.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; PULSE TECHNIQUE ; TESTING</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20181011&amp;DB=EPODOC&amp;CC=US&amp;NR=2018292454A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20181011&amp;DB=EPODOC&amp;CC=US&amp;NR=2018292454A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kutz, Harold M</creatorcontrib><creatorcontrib>Byrkett, Bruce E</creatorcontrib><creatorcontrib>Williams, Timothy John</creatorcontrib><creatorcontrib>Thiagarajan, Eashwar</creatorcontrib><creatorcontrib>Sullam, Bert S</creatorcontrib><creatorcontrib>Hastings, Mark E</creatorcontrib><creatorcontrib>Wright, David G</creatorcontrib><creatorcontrib>Seguine, Dennis R</creatorcontrib><creatorcontrib>Snyder, Warren S</creatorcontrib><creatorcontrib>Shutt, James H</creatorcontrib><creatorcontrib>Mar, Monte</creatorcontrib><creatorcontrib>Kohagen, Nathan Wayne</creatorcontrib><title>Combined Analog Architecture and Functionality in a Mixed-Signal Array</title><description>A programmable device comprises a plurality of programmable blocks, a debug interface coupled with the plurality of programmable blocks, a debug interface coupled with the plurality of programmable blocks, and a power manger coupled with the plurality of programmable blocks. The power manager is configured to supply power to a subset of the plurality of programmable blocks during debugging of the subset while maintaining a different subset of the plurality of programmable blocks in a lower power mode.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBzzs9NysxLTVFwzEvMyU9XcCxKzsgsSU0uKS1KVUjMS1FwK81LLsnMB8pmllQqZOYpJCr4ZlakpugGZ6YDBYEaihIreRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGhhZGlkYmpiaOhMXGqAKkeM9Y</recordid><startdate>20181011</startdate><enddate>20181011</enddate><creator>Kutz, Harold M</creator><creator>Byrkett, Bruce E</creator><creator>Williams, Timothy John</creator><creator>Thiagarajan, Eashwar</creator><creator>Sullam, Bert S</creator><creator>Hastings, Mark E</creator><creator>Wright, David G</creator><creator>Seguine, Dennis R</creator><creator>Snyder, Warren S</creator><creator>Shutt, James H</creator><creator>Mar, Monte</creator><creator>Kohagen, Nathan Wayne</creator><scope>EVB</scope></search><sort><creationdate>20181011</creationdate><title>Combined Analog Architecture and Functionality in a Mixed-Signal Array</title><author>Kutz, Harold M ; Byrkett, Bruce E ; Williams, Timothy John ; Thiagarajan, Eashwar ; Sullam, Bert S ; Hastings, Mark E ; Wright, David G ; Seguine, Dennis R ; Snyder, Warren S ; Shutt, James H ; Mar, Monte ; Kohagen, Nathan Wayne</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2018292454A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>Kutz, Harold M</creatorcontrib><creatorcontrib>Byrkett, Bruce E</creatorcontrib><creatorcontrib>Williams, Timothy John</creatorcontrib><creatorcontrib>Thiagarajan, Eashwar</creatorcontrib><creatorcontrib>Sullam, Bert S</creatorcontrib><creatorcontrib>Hastings, Mark E</creatorcontrib><creatorcontrib>Wright, David G</creatorcontrib><creatorcontrib>Seguine, Dennis R</creatorcontrib><creatorcontrib>Snyder, Warren S</creatorcontrib><creatorcontrib>Shutt, James H</creatorcontrib><creatorcontrib>Mar, Monte</creatorcontrib><creatorcontrib>Kohagen, Nathan Wayne</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kutz, Harold M</au><au>Byrkett, Bruce E</au><au>Williams, Timothy John</au><au>Thiagarajan, Eashwar</au><au>Sullam, Bert S</au><au>Hastings, Mark E</au><au>Wright, David G</au><au>Seguine, Dennis R</au><au>Snyder, Warren S</au><au>Shutt, James H</au><au>Mar, Monte</au><au>Kohagen, Nathan Wayne</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Combined Analog Architecture and Functionality in a Mixed-Signal Array</title><date>2018-10-11</date><risdate>2018</risdate><abstract>A programmable device comprises a plurality of programmable blocks, a debug interface coupled with the plurality of programmable blocks, a debug interface coupled with the plurality of programmable blocks, and a power manger coupled with the plurality of programmable blocks. The power manager is configured to supply power to a subset of the plurality of programmable blocks during debugging of the subset while maintaining a different subset of the plurality of programmable blocks in a lower power mode.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2018292454A1
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
PULSE TECHNIQUE
TESTING
title Combined Analog Architecture and Functionality in a Mixed-Signal Array
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T13%3A41%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kutz,%20Harold%20M&rft.date=2018-10-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2018292454A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true