SEMICONDUCTOR DEVICE AND CONTROL METHOD THEREOF
A semiconductor device includes a connector configured for connection to a host, a power circuit supplied with a first voltage from the host via the connector, the power circuit including first and second channels configured to generate second and third voltages, respectively, from the first voltage...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | EGUCHI, Toyokazu MATSUMOTO, Hajime |
| description | A semiconductor device includes a connector configured for connection to a host, a power circuit supplied with a first voltage from the host via the connector, the power circuit including first and second channels configured to generate second and third voltages, respectively, from the first voltage, a semiconductor memory supplied with the second voltage via the first channel, and a controller for the semiconductor memory, supplied with the third voltage via the second channel. When the first voltage is less than a first threshold, the power circuit turns off the first channel and the second channel. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2018286465A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2018286465A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2018286465A13</originalsourceid><addsrcrecordid>eNrjZNAPdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNRAAqGBPn7KPi6hnj4uyiEeLgGufq78TCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwNDCyMLMxMzU0dDY-JUAQCo8CcP</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICE AND CONTROL METHOD THEREOF</title><source>esp@cenet</source><creator>EGUCHI, Toyokazu ; MATSUMOTO, Hajime</creator><creatorcontrib>EGUCHI, Toyokazu ; MATSUMOTO, Hajime</creatorcontrib><description>A semiconductor device includes a connector configured for connection to a host, a power circuit supplied with a first voltage from the host via the connector, the power circuit including first and second channels configured to generate second and third voltages, respectively, from the first voltage, a semiconductor memory supplied with the second voltage via the first channel, and a controller for the semiconductor memory, supplied with the third voltage via the second channel. When the first voltage is less than a first threshold, the power circuit turns off the first channel and the second channel.</description><language>eng</language><subject>CONTROLLING ; INFORMATION STORAGE ; PHYSICS ; REGULATING ; STATIC STORES ; SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181004&DB=EPODOC&CC=US&NR=2018286465A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181004&DB=EPODOC&CC=US&NR=2018286465A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>EGUCHI, Toyokazu</creatorcontrib><creatorcontrib>MATSUMOTO, Hajime</creatorcontrib><title>SEMICONDUCTOR DEVICE AND CONTROL METHOD THEREOF</title><description>A semiconductor device includes a connector configured for connection to a host, a power circuit supplied with a first voltage from the host via the connector, the power circuit including first and second channels configured to generate second and third voltages, respectively, from the first voltage, a semiconductor memory supplied with the second voltage via the first channel, and a controller for the semiconductor memory, supplied with the third voltage via the second channel. When the first voltage is less than a first threshold, the power circuit turns off the first channel and the second channel.</description><subject>CONTROLLING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>REGULATING</subject><subject>STATIC STORES</subject><subject>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAPdvX1dPb3cwl1DvEPUnBxDfN0dlVw9HNRAAqGBPn7KPi6hnj4uyiEeLgGufq78TCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwNDCyMLMxMzU0dDY-JUAQCo8CcP</recordid><startdate>20181004</startdate><enddate>20181004</enddate><creator>EGUCHI, Toyokazu</creator><creator>MATSUMOTO, Hajime</creator><scope>EVB</scope></search><sort><creationdate>20181004</creationdate><title>SEMICONDUCTOR DEVICE AND CONTROL METHOD THEREOF</title><author>EGUCHI, Toyokazu ; MATSUMOTO, Hajime</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2018286465A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CONTROLLING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>REGULATING</topic><topic>STATIC STORES</topic><topic>SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES</topic><toplevel>online_resources</toplevel><creatorcontrib>EGUCHI, Toyokazu</creatorcontrib><creatorcontrib>MATSUMOTO, Hajime</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>EGUCHI, Toyokazu</au><au>MATSUMOTO, Hajime</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICE AND CONTROL METHOD THEREOF</title><date>2018-10-04</date><risdate>2018</risdate><abstract>A semiconductor device includes a connector configured for connection to a host, a power circuit supplied with a first voltage from the host via the connector, the power circuit including first and second channels configured to generate second and third voltages, respectively, from the first voltage, a semiconductor memory supplied with the second voltage via the first channel, and a controller for the semiconductor memory, supplied with the third voltage via the second channel. When the first voltage is less than a first threshold, the power circuit turns off the first channel and the second channel.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2018286465A1 |
| source | esp@cenet |
| subjects | CONTROLLING INFORMATION STORAGE PHYSICS REGULATING STATIC STORES SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES |
| title | SEMICONDUCTOR DEVICE AND CONTROL METHOD THEREOF |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T08%3A30%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=EGUCHI,%20Toyokazu&rft.date=2018-10-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2018286465A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |