TASK LATENCY DEBUGGING IN SYMMETRIC MULTIPROCESSING COMPUTER SYSTEMS
An aspect includes performing, for each of a plurality of hardware threads executing on a plurality of cores in a (SMP) computer system, receiving a value of a timer corresponding to the hardware thread, the timer counting a number of clock cycles since a last reset of the timer. The value of the ti...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Jacobi, Christian Swaney, Scott B Engler, Eberhard Slegel, Timothy J |
| description | An aspect includes performing, for each of a plurality of hardware threads executing on a plurality of cores in a (SMP) computer system, receiving a value of a timer corresponding to the hardware thread, the timer counting a number of clock cycles since a last reset of the timer. The value of the timer is compared to a threshold value for the hardware thread, where the threshold value specifies a number of clock cycles. Based on the value of the timer meeting the threshold value, a control signal is sent to cause all hardware threads currently executing on the core to halt execution and data describing a state of the core is logged. Each of the timers corresponding to each of the plurality of hardware threads are configured to be reset, paused, and restarted independently of each of the other timers. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2018285147A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2018285147A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2018285147A13</originalsourceid><addsrcrecordid>eNrjZHAJcQz2VvBxDHH1c45UcHF1CnV39_RzV_D0UwiO9PV1DQnydFbwDfUJ8QwI8nd2DQ4GSTr7-waEhrgGAZUEh7j6BvMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDQwsjC1NDE3NHQ2PiVAEASwUtXQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TASK LATENCY DEBUGGING IN SYMMETRIC MULTIPROCESSING COMPUTER SYSTEMS</title><source>esp@cenet</source><creator>Jacobi, Christian ; Swaney, Scott B ; Engler, Eberhard ; Slegel, Timothy J</creator><creatorcontrib>Jacobi, Christian ; Swaney, Scott B ; Engler, Eberhard ; Slegel, Timothy J</creatorcontrib><description>An aspect includes performing, for each of a plurality of hardware threads executing on a plurality of cores in a (SMP) computer system, receiving a value of a timer corresponding to the hardware thread, the timer counting a number of clock cycles since a last reset of the timer. The value of the timer is compared to a threshold value for the hardware thread, where the threshold value specifies a number of clock cycles. Based on the value of the timer meeting the threshold value, a control signal is sent to cause all hardware threads currently executing on the core to halt execution and data describing a state of the core is logged. Each of the timers corresponding to each of the plurality of hardware threads are configured to be reset, paused, and restarted independently of each of the other timers.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181004&DB=EPODOC&CC=US&NR=2018285147A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181004&DB=EPODOC&CC=US&NR=2018285147A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jacobi, Christian</creatorcontrib><creatorcontrib>Swaney, Scott B</creatorcontrib><creatorcontrib>Engler, Eberhard</creatorcontrib><creatorcontrib>Slegel, Timothy J</creatorcontrib><title>TASK LATENCY DEBUGGING IN SYMMETRIC MULTIPROCESSING COMPUTER SYSTEMS</title><description>An aspect includes performing, for each of a plurality of hardware threads executing on a plurality of cores in a (SMP) computer system, receiving a value of a timer corresponding to the hardware thread, the timer counting a number of clock cycles since a last reset of the timer. The value of the timer is compared to a threshold value for the hardware thread, where the threshold value specifies a number of clock cycles. Based on the value of the timer meeting the threshold value, a control signal is sent to cause all hardware threads currently executing on the core to halt execution and data describing a state of the core is logged. Each of the timers corresponding to each of the plurality of hardware threads are configured to be reset, paused, and restarted independently of each of the other timers.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAJcQz2VvBxDHH1c45UcHF1CnV39_RzV_D0UwiO9PV1DQnydFbwDfUJ8QwI8nd2DQ4GSTr7-waEhrgGAZUEh7j6BvMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDQwsjC1NDE3NHQ2PiVAEASwUtXQ</recordid><startdate>20181004</startdate><enddate>20181004</enddate><creator>Jacobi, Christian</creator><creator>Swaney, Scott B</creator><creator>Engler, Eberhard</creator><creator>Slegel, Timothy J</creator><scope>EVB</scope></search><sort><creationdate>20181004</creationdate><title>TASK LATENCY DEBUGGING IN SYMMETRIC MULTIPROCESSING COMPUTER SYSTEMS</title><author>Jacobi, Christian ; Swaney, Scott B ; Engler, Eberhard ; Slegel, Timothy J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2018285147A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Jacobi, Christian</creatorcontrib><creatorcontrib>Swaney, Scott B</creatorcontrib><creatorcontrib>Engler, Eberhard</creatorcontrib><creatorcontrib>Slegel, Timothy J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jacobi, Christian</au><au>Swaney, Scott B</au><au>Engler, Eberhard</au><au>Slegel, Timothy J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TASK LATENCY DEBUGGING IN SYMMETRIC MULTIPROCESSING COMPUTER SYSTEMS</title><date>2018-10-04</date><risdate>2018</risdate><abstract>An aspect includes performing, for each of a plurality of hardware threads executing on a plurality of cores in a (SMP) computer system, receiving a value of a timer corresponding to the hardware thread, the timer counting a number of clock cycles since a last reset of the timer. The value of the timer is compared to a threshold value for the hardware thread, where the threshold value specifies a number of clock cycles. Based on the value of the timer meeting the threshold value, a control signal is sent to cause all hardware threads currently executing on the core to halt execution and data describing a state of the core is logged. Each of the timers corresponding to each of the plurality of hardware threads are configured to be reset, paused, and restarted independently of each of the other timers.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2018285147A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | TASK LATENCY DEBUGGING IN SYMMETRIC MULTIPROCESSING COMPUTER SYSTEMS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-18T22%3A46%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Jacobi,%20Christian&rft.date=2018-10-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2018285147A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |