TRANSISTOR USING SELECTIVE UNDERCUT AT GATE CONDUCTOR AND GATE INSULATOR CORNER
Methods form transistor structures that include, among other components, a substrate having an active region bordered by an isolation region, a gate insulator on the substrate, and a gate conductor on the gate insulator. First and second sections of the gate conductor are within the active region of...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Slinkman, James Albert Gross, Blaine Jeffrey Jaffe, Mark David Phelps, Richard A Shank, Steven M Joseph, Alvin Abou-Khalil, Michel J Botula, Alan Bernard |
description | Methods form transistor structures that include, among other components, a substrate having an active region bordered by an isolation region, a gate insulator on the substrate, and a gate conductor on the gate insulator. First and second sections of the gate conductor are within the active region of the substrate, while a third section is in the isolation region of the substrate. The second section of the gate conductor tapers from the width of the first section to the width of the wider third section. The first section and the second section of the gate conductor have undercut regions where the corner of the gate conductor contacts the substrate. The third section of the gate conductor lacks the undercut regions. The gate insulator is relatively thicker in the undercut regions and is relatively thinner where the corner of the gate conductor lacks the undercut regions in the isolation region. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2018204926A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2018204926A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2018204926A13</originalsourceid><addsrcrecordid>eNrjZPAPCXL0C_YMDvEPUggN9vRzVwh29XF1DvEMc1UI9XNxDXIODVFwDFFwdwxxVXD293MJdQYpdfRzgQh5-gWH-jiChJz9g_xcg3gYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBoYWRgYmlkZmjoTFxqgAtRDAA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TRANSISTOR USING SELECTIVE UNDERCUT AT GATE CONDUCTOR AND GATE INSULATOR CORNER</title><source>esp@cenet</source><creator>Slinkman, James Albert ; Gross, Blaine Jeffrey ; Jaffe, Mark David ; Phelps, Richard A ; Shank, Steven M ; Joseph, Alvin ; Abou-Khalil, Michel J ; Botula, Alan Bernard</creator><creatorcontrib>Slinkman, James Albert ; Gross, Blaine Jeffrey ; Jaffe, Mark David ; Phelps, Richard A ; Shank, Steven M ; Joseph, Alvin ; Abou-Khalil, Michel J ; Botula, Alan Bernard</creatorcontrib><description>Methods form transistor structures that include, among other components, a substrate having an active region bordered by an isolation region, a gate insulator on the substrate, and a gate conductor on the gate insulator. First and second sections of the gate conductor are within the active region of the substrate, while a third section is in the isolation region of the substrate. The second section of the gate conductor tapers from the width of the first section to the width of the wider third section. The first section and the second section of the gate conductor have undercut regions where the corner of the gate conductor contacts the substrate. The third section of the gate conductor lacks the undercut regions. The gate insulator is relatively thicker in the undercut regions and is relatively thinner where the corner of the gate conductor lacks the undercut regions in the isolation region.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180719&DB=EPODOC&CC=US&NR=2018204926A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25565,76548</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180719&DB=EPODOC&CC=US&NR=2018204926A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Slinkman, James Albert</creatorcontrib><creatorcontrib>Gross, Blaine Jeffrey</creatorcontrib><creatorcontrib>Jaffe, Mark David</creatorcontrib><creatorcontrib>Phelps, Richard A</creatorcontrib><creatorcontrib>Shank, Steven M</creatorcontrib><creatorcontrib>Joseph, Alvin</creatorcontrib><creatorcontrib>Abou-Khalil, Michel J</creatorcontrib><creatorcontrib>Botula, Alan Bernard</creatorcontrib><title>TRANSISTOR USING SELECTIVE UNDERCUT AT GATE CONDUCTOR AND GATE INSULATOR CORNER</title><description>Methods form transistor structures that include, among other components, a substrate having an active region bordered by an isolation region, a gate insulator on the substrate, and a gate conductor on the gate insulator. First and second sections of the gate conductor are within the active region of the substrate, while a third section is in the isolation region of the substrate. The second section of the gate conductor tapers from the width of the first section to the width of the wider third section. The first section and the second section of the gate conductor have undercut regions where the corner of the gate conductor contacts the substrate. The third section of the gate conductor lacks the undercut regions. The gate insulator is relatively thicker in the undercut regions and is relatively thinner where the corner of the gate conductor lacks the undercut regions in the isolation region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAPCXL0C_YMDvEPUggN9vRzVwh29XF1DvEMc1UI9XNxDXIODVFwDFFwdwxxVXD293MJdQYpdfRzgQh5-gWH-jiChJz9g_xcg3gYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBoYWRgYmlkZmjoTFxqgAtRDAA</recordid><startdate>20180719</startdate><enddate>20180719</enddate><creator>Slinkman, James Albert</creator><creator>Gross, Blaine Jeffrey</creator><creator>Jaffe, Mark David</creator><creator>Phelps, Richard A</creator><creator>Shank, Steven M</creator><creator>Joseph, Alvin</creator><creator>Abou-Khalil, Michel J</creator><creator>Botula, Alan Bernard</creator><scope>EVB</scope></search><sort><creationdate>20180719</creationdate><title>TRANSISTOR USING SELECTIVE UNDERCUT AT GATE CONDUCTOR AND GATE INSULATOR CORNER</title><author>Slinkman, James Albert ; Gross, Blaine Jeffrey ; Jaffe, Mark David ; Phelps, Richard A ; Shank, Steven M ; Joseph, Alvin ; Abou-Khalil, Michel J ; Botula, Alan Bernard</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2018204926A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Slinkman, James Albert</creatorcontrib><creatorcontrib>Gross, Blaine Jeffrey</creatorcontrib><creatorcontrib>Jaffe, Mark David</creatorcontrib><creatorcontrib>Phelps, Richard A</creatorcontrib><creatorcontrib>Shank, Steven M</creatorcontrib><creatorcontrib>Joseph, Alvin</creatorcontrib><creatorcontrib>Abou-Khalil, Michel J</creatorcontrib><creatorcontrib>Botula, Alan Bernard</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Slinkman, James Albert</au><au>Gross, Blaine Jeffrey</au><au>Jaffe, Mark David</au><au>Phelps, Richard A</au><au>Shank, Steven M</au><au>Joseph, Alvin</au><au>Abou-Khalil, Michel J</au><au>Botula, Alan Bernard</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TRANSISTOR USING SELECTIVE UNDERCUT AT GATE CONDUCTOR AND GATE INSULATOR CORNER</title><date>2018-07-19</date><risdate>2018</risdate><abstract>Methods form transistor structures that include, among other components, a substrate having an active region bordered by an isolation region, a gate insulator on the substrate, and a gate conductor on the gate insulator. First and second sections of the gate conductor are within the active region of the substrate, while a third section is in the isolation region of the substrate. The second section of the gate conductor tapers from the width of the first section to the width of the wider third section. The first section and the second section of the gate conductor have undercut regions where the corner of the gate conductor contacts the substrate. The third section of the gate conductor lacks the undercut regions. The gate insulator is relatively thicker in the undercut regions and is relatively thinner where the corner of the gate conductor lacks the undercut regions in the isolation region.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2018204926A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | TRANSISTOR USING SELECTIVE UNDERCUT AT GATE CONDUCTOR AND GATE INSULATOR CORNER |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T15%3A01%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Slinkman,%20James%20Albert&rft.date=2018-07-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2018204926A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |