STORAGE APPARATUS, RECORDING MEDIUM, AND STORAGE CONTROL METHOD

To prevent an excessive increase of a dirty data amount in a cache memory. A processor acquires storage device information from each of storage devices. When receiving a write request to a first storage device group from a higher-level apparatus, the processor determines whether a write destination...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KUSUNO, Natsuki, MATSUSHITA, Takaki, SEKI, Toshiya, NISHIMOTO, Tomohiro
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KUSUNO, Natsuki
MATSUSHITA, Takaki
SEKI, Toshiya
NISHIMOTO, Tomohiro
description To prevent an excessive increase of a dirty data amount in a cache memory. A processor acquires storage device information from each of storage devices. When receiving a write request to a first storage device group from a higher-level apparatus, the processor determines whether a write destination cache area corresponding to a write destination address indicated by the write request is reserved. When determining that the write destination cache area is not reserved, the processor performs, on the basis of the storage device information and cache information, reservation determination for determining whether to reserve the write destination cache area. When determining to reserve the write destination cache area, the processor reserves the write destination cache area. When determining not to reserve the write destination cache area, the processor stands by for the reservation of the write destination cache area.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2018196755A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2018196755A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2018196755A13</originalsourceid><addsrcrecordid>eNrjZLAPDvEPcnR3VXAMCHAMcgwJDdZRCHJ19g9y8fRzV_B1dfEM9dVRcPRzUYApdPb3Cwny9wHKhXj4u_AwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDQwtDSzNzU1NHQ2PiVAEAJ64rWA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>STORAGE APPARATUS, RECORDING MEDIUM, AND STORAGE CONTROL METHOD</title><source>esp@cenet</source><creator>KUSUNO, Natsuki ; MATSUSHITA, Takaki ; SEKI, Toshiya ; NISHIMOTO, Tomohiro</creator><creatorcontrib>KUSUNO, Natsuki ; MATSUSHITA, Takaki ; SEKI, Toshiya ; NISHIMOTO, Tomohiro</creatorcontrib><description>To prevent an excessive increase of a dirty data amount in a cache memory. A processor acquires storage device information from each of storage devices. When receiving a write request to a first storage device group from a higher-level apparatus, the processor determines whether a write destination cache area corresponding to a write destination address indicated by the write request is reserved. When determining that the write destination cache area is not reserved, the processor performs, on the basis of the storage device information and cache information, reservation determination for determining whether to reserve the write destination cache area. When determining to reserve the write destination cache area, the processor reserves the write destination cache area. When determining not to reserve the write destination cache area, the processor stands by for the reservation of the write destination cache area.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20180712&amp;DB=EPODOC&amp;CC=US&amp;NR=2018196755A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20180712&amp;DB=EPODOC&amp;CC=US&amp;NR=2018196755A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUSUNO, Natsuki</creatorcontrib><creatorcontrib>MATSUSHITA, Takaki</creatorcontrib><creatorcontrib>SEKI, Toshiya</creatorcontrib><creatorcontrib>NISHIMOTO, Tomohiro</creatorcontrib><title>STORAGE APPARATUS, RECORDING MEDIUM, AND STORAGE CONTROL METHOD</title><description>To prevent an excessive increase of a dirty data amount in a cache memory. A processor acquires storage device information from each of storage devices. When receiving a write request to a first storage device group from a higher-level apparatus, the processor determines whether a write destination cache area corresponding to a write destination address indicated by the write request is reserved. When determining that the write destination cache area is not reserved, the processor performs, on the basis of the storage device information and cache information, reservation determination for determining whether to reserve the write destination cache area. When determining to reserve the write destination cache area, the processor reserves the write destination cache area. When determining not to reserve the write destination cache area, the processor stands by for the reservation of the write destination cache area.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAPDvEPcnR3VXAMCHAMcgwJDdZRCHJ19g9y8fRzV_B1dfEM9dVRcPRzUYApdPb3Cwny9wHKhXj4u_AwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDQwtDSzNzU1NHQ2PiVAEAJ64rWA</recordid><startdate>20180712</startdate><enddate>20180712</enddate><creator>KUSUNO, Natsuki</creator><creator>MATSUSHITA, Takaki</creator><creator>SEKI, Toshiya</creator><creator>NISHIMOTO, Tomohiro</creator><scope>EVB</scope></search><sort><creationdate>20180712</creationdate><title>STORAGE APPARATUS, RECORDING MEDIUM, AND STORAGE CONTROL METHOD</title><author>KUSUNO, Natsuki ; MATSUSHITA, Takaki ; SEKI, Toshiya ; NISHIMOTO, Tomohiro</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2018196755A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KUSUNO, Natsuki</creatorcontrib><creatorcontrib>MATSUSHITA, Takaki</creatorcontrib><creatorcontrib>SEKI, Toshiya</creatorcontrib><creatorcontrib>NISHIMOTO, Tomohiro</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUSUNO, Natsuki</au><au>MATSUSHITA, Takaki</au><au>SEKI, Toshiya</au><au>NISHIMOTO, Tomohiro</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>STORAGE APPARATUS, RECORDING MEDIUM, AND STORAGE CONTROL METHOD</title><date>2018-07-12</date><risdate>2018</risdate><abstract>To prevent an excessive increase of a dirty data amount in a cache memory. A processor acquires storage device information from each of storage devices. When receiving a write request to a first storage device group from a higher-level apparatus, the processor determines whether a write destination cache area corresponding to a write destination address indicated by the write request is reserved. When determining that the write destination cache area is not reserved, the processor performs, on the basis of the storage device information and cache information, reservation determination for determining whether to reserve the write destination cache area. When determining to reserve the write destination cache area, the processor reserves the write destination cache area. When determining not to reserve the write destination cache area, the processor stands by for the reservation of the write destination cache area.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2018196755A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title STORAGE APPARATUS, RECORDING MEDIUM, AND STORAGE CONTROL METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T10%3A44%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUSUNO,%20Natsuki&rft.date=2018-07-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2018196755A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true