Leakage Current Detection In 3D Memory

Technology is described herein for detecting a leakage current between a block select line and a conductive region that exists in multiple blocks of memory cells in a plane. The conductive region may be shared by at least one memory cell in multiple blocks. One example of the conductive region is a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Ghai Ashish, Balakrishnan Gopinath, Verma Kapil, Singh Ekamdeep, Vakati Lakshmi Kalpana, Siau Chang
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Ghai Ashish
Balakrishnan Gopinath
Verma Kapil
Singh Ekamdeep
Vakati Lakshmi Kalpana
Siau Chang
description Technology is described herein for detecting a leakage current between a block select line and a conductive region that exists in multiple blocks of memory cells in a plane. The conductive region may be shared by at least one memory cell in multiple blocks. One example of the conductive region is a common source line that includes one or more local source lines and one or more global source lines. If the leakage current were to become high enough, the electrical short between the conductive region and the block select line could cause a plane level failure. If the leakage current is less than an amount that would cause a plane failure, but that indicates that the non-volatile memory device is susceptible to a plane failure, data may be moved out of the plane before the plane failure occurs. Thus, data loss may be prevented.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2018061505A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2018061505A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2018061505A13</originalsourceid><addsrcrecordid>eNrjZFDzSU3MTkxPVXAuLSpKzStRcEktSU0uyczPU_DMUzB2UfBNzc0vquRhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhhYGZoamBqaOhsbEqQIAnw8nbA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Leakage Current Detection In 3D Memory</title><source>esp@cenet</source><creator>Ghai Ashish ; Balakrishnan Gopinath ; Verma Kapil ; Singh Ekamdeep ; Vakati Lakshmi Kalpana ; Siau Chang</creator><creatorcontrib>Ghai Ashish ; Balakrishnan Gopinath ; Verma Kapil ; Singh Ekamdeep ; Vakati Lakshmi Kalpana ; Siau Chang</creatorcontrib><description>Technology is described herein for detecting a leakage current between a block select line and a conductive region that exists in multiple blocks of memory cells in a plane. The conductive region may be shared by at least one memory cell in multiple blocks. One example of the conductive region is a common source line that includes one or more local source lines and one or more global source lines. If the leakage current were to become high enough, the electrical short between the conductive region and the block select line could cause a plane level failure. If the leakage current is less than an amount that would cause a plane failure, but that indicates that the non-volatile memory device is susceptible to a plane failure, data may be moved out of the plane before the plane failure occurs. Thus, data loss may be prevented.</description><language>eng</language><subject>ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20180301&amp;DB=EPODOC&amp;CC=US&amp;NR=2018061505A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20180301&amp;DB=EPODOC&amp;CC=US&amp;NR=2018061505A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Ghai Ashish</creatorcontrib><creatorcontrib>Balakrishnan Gopinath</creatorcontrib><creatorcontrib>Verma Kapil</creatorcontrib><creatorcontrib>Singh Ekamdeep</creatorcontrib><creatorcontrib>Vakati Lakshmi Kalpana</creatorcontrib><creatorcontrib>Siau Chang</creatorcontrib><title>Leakage Current Detection In 3D Memory</title><description>Technology is described herein for detecting a leakage current between a block select line and a conductive region that exists in multiple blocks of memory cells in a plane. The conductive region may be shared by at least one memory cell in multiple blocks. One example of the conductive region is a common source line that includes one or more local source lines and one or more global source lines. If the leakage current were to become high enough, the electrical short between the conductive region and the block select line could cause a plane level failure. If the leakage current is less than an amount that would cause a plane failure, but that indicates that the non-volatile memory device is susceptible to a plane failure, data may be moved out of the plane before the plane failure occurs. Thus, data loss may be prevented.</description><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDzSU3MTkxPVXAuLSpKzStRcEktSU0uyczPU_DMUzB2UfBNzc0vquRhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhhYGZoamBqaOhsbEqQIAnw8nbA</recordid><startdate>20180301</startdate><enddate>20180301</enddate><creator>Ghai Ashish</creator><creator>Balakrishnan Gopinath</creator><creator>Verma Kapil</creator><creator>Singh Ekamdeep</creator><creator>Vakati Lakshmi Kalpana</creator><creator>Siau Chang</creator><scope>EVB</scope></search><sort><creationdate>20180301</creationdate><title>Leakage Current Detection In 3D Memory</title><author>Ghai Ashish ; Balakrishnan Gopinath ; Verma Kapil ; Singh Ekamdeep ; Vakati Lakshmi Kalpana ; Siau Chang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2018061505A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Ghai Ashish</creatorcontrib><creatorcontrib>Balakrishnan Gopinath</creatorcontrib><creatorcontrib>Verma Kapil</creatorcontrib><creatorcontrib>Singh Ekamdeep</creatorcontrib><creatorcontrib>Vakati Lakshmi Kalpana</creatorcontrib><creatorcontrib>Siau Chang</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ghai Ashish</au><au>Balakrishnan Gopinath</au><au>Verma Kapil</au><au>Singh Ekamdeep</au><au>Vakati Lakshmi Kalpana</au><au>Siau Chang</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Leakage Current Detection In 3D Memory</title><date>2018-03-01</date><risdate>2018</risdate><abstract>Technology is described herein for detecting a leakage current between a block select line and a conductive region that exists in multiple blocks of memory cells in a plane. The conductive region may be shared by at least one memory cell in multiple blocks. One example of the conductive region is a common source line that includes one or more local source lines and one or more global source lines. If the leakage current were to become high enough, the electrical short between the conductive region and the block select line could cause a plane level failure. If the leakage current is less than an amount that would cause a plane failure, but that indicates that the non-volatile memory device is susceptible to a plane failure, data may be moved out of the plane before the plane failure occurs. Thus, data loss may be prevented.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2018061505A1
source esp@cenet
subjects ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
title Leakage Current Detection In 3D Memory
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T01%3A07%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Ghai%20Ashish&rft.date=2018-03-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2018061505A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true