SEMICONDUCTOR MEMORY DEVICE
In a semiconductor memory device, voltage application from a memory gate electrode of the memory capacitor to a word line can be blocked by a rectifier element depending on values of voltages applied to the memory gate electrode and the word line without using a conventional control circuit. The con...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | SHINAGAWA Yutaka HATADA Teruo KASAI Hideo YAMAGUCHI Takanori KAWASHIMA Yasuhiko TOYA Tatsuro NODA Satoshi YOSHIDA Shinji MURAYA Tetsuya TANIGUCHI Yasuhiro SAKURAI Ryotaro OWADA Fukuo KATO Takafumi OKUYAMA Kosuke |
description | In a semiconductor memory device, voltage application from a memory gate electrode of the memory capacitor to a word line can be blocked by a rectifier element depending on values of voltages applied to the memory gate electrode and the word line without using a conventional control circuit. The configuration eliminates the need to provide a switch transistor and a switch control circuit for turning on and off the switch transistor as in conventional cases, and accordingly achieves downsizing. In the semiconductor memory device, for example, each bit line contact is shared by four anti-fuse memories adjacent to each other and each word line contact is shared by four anti-fuse memories adjacent to each other, thereby achieving downsizing of the entire device as compared to a case in which the bit line contact and the word line contact are individually provided to each anti-fuse memory. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2018019248A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2018019248A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2018019248A13</originalsourceid><addsrcrecordid>eNrjZJAOdvX1dPb3cwl1DvEPUvB19fUPilRwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoYWBoaWRiYWjobGxKkCAOcuIaQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR MEMORY DEVICE</title><source>esp@cenet</source><creator>SHINAGAWA Yutaka ; HATADA Teruo ; KASAI Hideo ; YAMAGUCHI Takanori ; KAWASHIMA Yasuhiko ; TOYA Tatsuro ; NODA Satoshi ; YOSHIDA Shinji ; MURAYA Tetsuya ; TANIGUCHI Yasuhiro ; SAKURAI Ryotaro ; OWADA Fukuo ; KATO Takafumi ; OKUYAMA Kosuke</creator><creatorcontrib>SHINAGAWA Yutaka ; HATADA Teruo ; KASAI Hideo ; YAMAGUCHI Takanori ; KAWASHIMA Yasuhiko ; TOYA Tatsuro ; NODA Satoshi ; YOSHIDA Shinji ; MURAYA Tetsuya ; TANIGUCHI Yasuhiro ; SAKURAI Ryotaro ; OWADA Fukuo ; KATO Takafumi ; OKUYAMA Kosuke</creatorcontrib><description>In a semiconductor memory device, voltage application from a memory gate electrode of the memory capacitor to a word line can be blocked by a rectifier element depending on values of voltages applied to the memory gate electrode and the word line without using a conventional control circuit. The configuration eliminates the need to provide a switch transistor and a switch control circuit for turning on and off the switch transistor as in conventional cases, and accordingly achieves downsizing. In the semiconductor memory device, for example, each bit line contact is shared by four anti-fuse memories adjacent to each other and each word line contact is shared by four anti-fuse memories adjacent to each other, thereby achieving downsizing of the entire device as compared to a case in which the bit line contact and the word line contact are individually provided to each anti-fuse memory.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180118&DB=EPODOC&CC=US&NR=2018019248A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180118&DB=EPODOC&CC=US&NR=2018019248A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHINAGAWA Yutaka</creatorcontrib><creatorcontrib>HATADA Teruo</creatorcontrib><creatorcontrib>KASAI Hideo</creatorcontrib><creatorcontrib>YAMAGUCHI Takanori</creatorcontrib><creatorcontrib>KAWASHIMA Yasuhiko</creatorcontrib><creatorcontrib>TOYA Tatsuro</creatorcontrib><creatorcontrib>NODA Satoshi</creatorcontrib><creatorcontrib>YOSHIDA Shinji</creatorcontrib><creatorcontrib>MURAYA Tetsuya</creatorcontrib><creatorcontrib>TANIGUCHI Yasuhiro</creatorcontrib><creatorcontrib>SAKURAI Ryotaro</creatorcontrib><creatorcontrib>OWADA Fukuo</creatorcontrib><creatorcontrib>KATO Takafumi</creatorcontrib><creatorcontrib>OKUYAMA Kosuke</creatorcontrib><title>SEMICONDUCTOR MEMORY DEVICE</title><description>In a semiconductor memory device, voltage application from a memory gate electrode of the memory capacitor to a word line can be blocked by a rectifier element depending on values of voltages applied to the memory gate electrode and the word line without using a conventional control circuit. The configuration eliminates the need to provide a switch transistor and a switch control circuit for turning on and off the switch transistor as in conventional cases, and accordingly achieves downsizing. In the semiconductor memory device, for example, each bit line contact is shared by four anti-fuse memories adjacent to each other and each word line contact is shared by four anti-fuse memories adjacent to each other, thereby achieving downsizing of the entire device as compared to a case in which the bit line contact and the word line contact are individually provided to each anti-fuse memory.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJAOdvX1dPb3cwl1DvEPUvB19fUPilRwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoYWBoaWRiYWjobGxKkCAOcuIaQ</recordid><startdate>20180118</startdate><enddate>20180118</enddate><creator>SHINAGAWA Yutaka</creator><creator>HATADA Teruo</creator><creator>KASAI Hideo</creator><creator>YAMAGUCHI Takanori</creator><creator>KAWASHIMA Yasuhiko</creator><creator>TOYA Tatsuro</creator><creator>NODA Satoshi</creator><creator>YOSHIDA Shinji</creator><creator>MURAYA Tetsuya</creator><creator>TANIGUCHI Yasuhiro</creator><creator>SAKURAI Ryotaro</creator><creator>OWADA Fukuo</creator><creator>KATO Takafumi</creator><creator>OKUYAMA Kosuke</creator><scope>EVB</scope></search><sort><creationdate>20180118</creationdate><title>SEMICONDUCTOR MEMORY DEVICE</title><author>SHINAGAWA Yutaka ; HATADA Teruo ; KASAI Hideo ; YAMAGUCHI Takanori ; KAWASHIMA Yasuhiko ; TOYA Tatsuro ; NODA Satoshi ; YOSHIDA Shinji ; MURAYA Tetsuya ; TANIGUCHI Yasuhiro ; SAKURAI Ryotaro ; OWADA Fukuo ; KATO Takafumi ; OKUYAMA Kosuke</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2018019248A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SHINAGAWA Yutaka</creatorcontrib><creatorcontrib>HATADA Teruo</creatorcontrib><creatorcontrib>KASAI Hideo</creatorcontrib><creatorcontrib>YAMAGUCHI Takanori</creatorcontrib><creatorcontrib>KAWASHIMA Yasuhiko</creatorcontrib><creatorcontrib>TOYA Tatsuro</creatorcontrib><creatorcontrib>NODA Satoshi</creatorcontrib><creatorcontrib>YOSHIDA Shinji</creatorcontrib><creatorcontrib>MURAYA Tetsuya</creatorcontrib><creatorcontrib>TANIGUCHI Yasuhiro</creatorcontrib><creatorcontrib>SAKURAI Ryotaro</creatorcontrib><creatorcontrib>OWADA Fukuo</creatorcontrib><creatorcontrib>KATO Takafumi</creatorcontrib><creatorcontrib>OKUYAMA Kosuke</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHINAGAWA Yutaka</au><au>HATADA Teruo</au><au>KASAI Hideo</au><au>YAMAGUCHI Takanori</au><au>KAWASHIMA Yasuhiko</au><au>TOYA Tatsuro</au><au>NODA Satoshi</au><au>YOSHIDA Shinji</au><au>MURAYA Tetsuya</au><au>TANIGUCHI Yasuhiro</au><au>SAKURAI Ryotaro</au><au>OWADA Fukuo</au><au>KATO Takafumi</au><au>OKUYAMA Kosuke</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR MEMORY DEVICE</title><date>2018-01-18</date><risdate>2018</risdate><abstract>In a semiconductor memory device, voltage application from a memory gate electrode of the memory capacitor to a word line can be blocked by a rectifier element depending on values of voltages applied to the memory gate electrode and the word line without using a conventional control circuit. The configuration eliminates the need to provide a switch transistor and a switch control circuit for turning on and off the switch transistor as in conventional cases, and accordingly achieves downsizing. In the semiconductor memory device, for example, each bit line contact is shared by four anti-fuse memories adjacent to each other and each word line contact is shared by four anti-fuse memories adjacent to each other, thereby achieving downsizing of the entire device as compared to a case in which the bit line contact and the word line contact are individually provided to each anti-fuse memory.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2018019248A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | SEMICONDUCTOR MEMORY DEVICE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T14%3A58%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHINAGAWA%20Yutaka&rft.date=2018-01-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2018019248A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |