SCALABLE LOW-LATENCY MESH INTERCONNECT FOR SWITCH CHIPS
A device implementing a scalable low-latency mesh may include a memory management unit, an egress processor, and an egress cell circuit that includes at least a first queue and a second queue. The memory management unit may be configured to buffer first cells for transmission. The egress cell circui...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ANUBOLU Surendra KALKUNTE Mohan Venkatachar |
| description | A device implementing a scalable low-latency mesh may include a memory management unit, an egress processor, and an egress cell circuit that includes at least a first queue and a second queue. The memory management unit may be configured to buffer first cells for transmission. The egress cell circuit may be configured to queue the first cells from the memory management unit in the first queue, queue second cells from an off-chip memory management unit of another device in the second queue, and schedule the first cells from the first queue and second cells from the second queue for transmission via an egress processor. The egress processor may be configured to transmit the first and second cells over at least one first port. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2017228335A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2017228335A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2017228335A13</originalsourceid><addsrcrecordid>eNrjZDAPdnb0cXTycVXw8Q_X9XEMcfVzjlTwdQ32UPD0C3ENcvb383N1DlFw8w9SCA73DHH2UHD28AwI5mFgTUvMKU7lhdLcDMpurkBZ3dSC_PjU4oLE5NS81JL40GAjA0NzIyMLY2NTR0Nj4lQBANuAKSM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SCALABLE LOW-LATENCY MESH INTERCONNECT FOR SWITCH CHIPS</title><source>esp@cenet</source><creator>ANUBOLU Surendra ; KALKUNTE Mohan Venkatachar</creator><creatorcontrib>ANUBOLU Surendra ; KALKUNTE Mohan Venkatachar</creatorcontrib><description>A device implementing a scalable low-latency mesh may include a memory management unit, an egress processor, and an egress cell circuit that includes at least a first queue and a second queue. The memory management unit may be configured to buffer first cells for transmission. The egress cell circuit may be configured to queue the first cells from the memory management unit in the first queue, queue second cells from an off-chip memory management unit of another device in the second queue, and schedule the first cells from the first queue and second cells from the second queue for transmission via an egress processor. The egress processor may be configured to transmit the first and second cells over at least one first port.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170810&DB=EPODOC&CC=US&NR=2017228335A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170810&DB=EPODOC&CC=US&NR=2017228335A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ANUBOLU Surendra</creatorcontrib><creatorcontrib>KALKUNTE Mohan Venkatachar</creatorcontrib><title>SCALABLE LOW-LATENCY MESH INTERCONNECT FOR SWITCH CHIPS</title><description>A device implementing a scalable low-latency mesh may include a memory management unit, an egress processor, and an egress cell circuit that includes at least a first queue and a second queue. The memory management unit may be configured to buffer first cells for transmission. The egress cell circuit may be configured to queue the first cells from the memory management unit in the first queue, queue second cells from an off-chip memory management unit of another device in the second queue, and schedule the first cells from the first queue and second cells from the second queue for transmission via an egress processor. The egress processor may be configured to transmit the first and second cells over at least one first port.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAPdnb0cXTycVXw8Q_X9XEMcfVzjlTwdQ32UPD0C3ENcvb383N1DlFw8w9SCA73DHH2UHD28AwI5mFgTUvMKU7lhdLcDMpurkBZ3dSC_PjU4oLE5NS81JL40GAjA0NzIyMLY2NTR0Nj4lQBANuAKSM</recordid><startdate>20170810</startdate><enddate>20170810</enddate><creator>ANUBOLU Surendra</creator><creator>KALKUNTE Mohan Venkatachar</creator><scope>EVB</scope></search><sort><creationdate>20170810</creationdate><title>SCALABLE LOW-LATENCY MESH INTERCONNECT FOR SWITCH CHIPS</title><author>ANUBOLU Surendra ; KALKUNTE Mohan Venkatachar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2017228335A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>ANUBOLU Surendra</creatorcontrib><creatorcontrib>KALKUNTE Mohan Venkatachar</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ANUBOLU Surendra</au><au>KALKUNTE Mohan Venkatachar</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SCALABLE LOW-LATENCY MESH INTERCONNECT FOR SWITCH CHIPS</title><date>2017-08-10</date><risdate>2017</risdate><abstract>A device implementing a scalable low-latency mesh may include a memory management unit, an egress processor, and an egress cell circuit that includes at least a first queue and a second queue. The memory management unit may be configured to buffer first cells for transmission. The egress cell circuit may be configured to queue the first cells from the memory management unit in the first queue, queue second cells from an off-chip memory management unit of another device in the second queue, and schedule the first cells from the first queue and second cells from the second queue for transmission via an egress processor. The egress processor may be configured to transmit the first and second cells over at least one first port.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2017228335A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | SCALABLE LOW-LATENCY MESH INTERCONNECT FOR SWITCH CHIPS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T19%3A13%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ANUBOLU%20Surendra&rft.date=2017-08-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2017228335A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |