SMART DMA ENGINE FOR A NETWORK-ON-A-CHIP PROCESSOR
A multiprocessor architecture utilizing direct memory access (DMA) processors that execute programmed code to feed data to one or more processor cores in advance of those cores requesting data. Stalls of the processor cores are minimized by continually feeding new data directly into the data registe...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Zuniga Ramon Palmer Douglas A Coffin Jerome Vincent White Andrew Jonathan |
| description | A multiprocessor architecture utilizing direct memory access (DMA) processors that execute programmed code to feed data to one or more processor cores in advance of those cores requesting data. Stalls of the processor cores are minimized by continually feeding new data directly into the data registers within the cores. When different data is needed, the processor cores can redirect a DMA processor to execute a different feeder program, or to jump to a different point in the feeder program it is already executing. The DMA processors can also feed executable instructions into the instruction pipelines of the processor cores, allowing the feeder program to orchestrate overall processor operations. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2017153993A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2017153993A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2017153993A13</originalsourceid><addsrcrecordid>eNrjZDAK9nUMClFw8XVUcPVz9_RzVXDzD1JwVPBzDQn3D_LW9ffTddR19vAMUAgI8nd2DQ72D-JhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhuaGpsaWlsaOhsbEqQIA7jknhw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SMART DMA ENGINE FOR A NETWORK-ON-A-CHIP PROCESSOR</title><source>esp@cenet</source><creator>Zuniga Ramon ; Palmer Douglas A ; Coffin Jerome Vincent ; White Andrew Jonathan</creator><creatorcontrib>Zuniga Ramon ; Palmer Douglas A ; Coffin Jerome Vincent ; White Andrew Jonathan</creatorcontrib><description>A multiprocessor architecture utilizing direct memory access (DMA) processors that execute programmed code to feed data to one or more processor cores in advance of those cores requesting data. Stalls of the processor cores are minimized by continually feeding new data directly into the data registers within the cores. When different data is needed, the processor cores can redirect a DMA processor to execute a different feeder program, or to jump to a different point in the feeder program it is already executing. The DMA processors can also feed executable instructions into the instruction pipelines of the processor cores, allowing the feeder program to orchestrate overall processor operations.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170601&DB=EPODOC&CC=US&NR=2017153993A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170601&DB=EPODOC&CC=US&NR=2017153993A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Zuniga Ramon</creatorcontrib><creatorcontrib>Palmer Douglas A</creatorcontrib><creatorcontrib>Coffin Jerome Vincent</creatorcontrib><creatorcontrib>White Andrew Jonathan</creatorcontrib><title>SMART DMA ENGINE FOR A NETWORK-ON-A-CHIP PROCESSOR</title><description>A multiprocessor architecture utilizing direct memory access (DMA) processors that execute programmed code to feed data to one or more processor cores in advance of those cores requesting data. Stalls of the processor cores are minimized by continually feeding new data directly into the data registers within the cores. When different data is needed, the processor cores can redirect a DMA processor to execute a different feeder program, or to jump to a different point in the feeder program it is already executing. The DMA processors can also feed executable instructions into the instruction pipelines of the processor cores, allowing the feeder program to orchestrate overall processor operations.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAK9nUMClFw8XVUcPVz9_RzVXDzD1JwVPBzDQn3D_LW9ffTddR19vAMUAgI8nd2DQ72D-JhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhuaGpsaWlsaOhsbEqQIA7jknhw</recordid><startdate>20170601</startdate><enddate>20170601</enddate><creator>Zuniga Ramon</creator><creator>Palmer Douglas A</creator><creator>Coffin Jerome Vincent</creator><creator>White Andrew Jonathan</creator><scope>EVB</scope></search><sort><creationdate>20170601</creationdate><title>SMART DMA ENGINE FOR A NETWORK-ON-A-CHIP PROCESSOR</title><author>Zuniga Ramon ; Palmer Douglas A ; Coffin Jerome Vincent ; White Andrew Jonathan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2017153993A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Zuniga Ramon</creatorcontrib><creatorcontrib>Palmer Douglas A</creatorcontrib><creatorcontrib>Coffin Jerome Vincent</creatorcontrib><creatorcontrib>White Andrew Jonathan</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zuniga Ramon</au><au>Palmer Douglas A</au><au>Coffin Jerome Vincent</au><au>White Andrew Jonathan</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SMART DMA ENGINE FOR A NETWORK-ON-A-CHIP PROCESSOR</title><date>2017-06-01</date><risdate>2017</risdate><abstract>A multiprocessor architecture utilizing direct memory access (DMA) processors that execute programmed code to feed data to one or more processor cores in advance of those cores requesting data. Stalls of the processor cores are minimized by continually feeding new data directly into the data registers within the cores. When different data is needed, the processor cores can redirect a DMA processor to execute a different feeder program, or to jump to a different point in the feeder program it is already executing. The DMA processors can also feed executable instructions into the instruction pipelines of the processor cores, allowing the feeder program to orchestrate overall processor operations.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2017153993A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | SMART DMA ENGINE FOR A NETWORK-ON-A-CHIP PROCESSOR |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T13%3A38%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Zuniga%20Ramon&rft.date=2017-06-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2017153993A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |