SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE CAPABLE OF REDUCING A LEAKAGE CURRENT
A semiconductor integrated circuit device may include a semiconductor substrate, a source pattern, a drain pattern, a nano wire pattern and a gate. The source pattern may be formed on an upper surface of the semiconductor substrate. The drain pattern may be formed on the upper surface of the semicon...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | OH Dong Yean |
description | A semiconductor integrated circuit device may include a semiconductor substrate, a source pattern, a drain pattern, a nano wire pattern and a gate. The source pattern may be formed on an upper surface of the semiconductor substrate. The drain pattern may be formed on the upper surface of the semiconductor substrate. The drain pattern may be spaced apart from the source pattern. The nano wire pattern may be arranged between the source pattern and the drain pattern. The gate may be configured to surround the nano wire pattern. The nano wire pattern may include an inner wire and an outer wire. The inner wire may include a first semiconductor material. The outer wire may include a second semiconductor material having a band gap greater than a band gap of the first semiconductor material. The outer inner may be formed on an outer surface of the inner wire. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2017110511A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2017110511A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2017110511A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQgOEuDqK-w4Gz0CjifF6u8bBNJL10LUXiJFqo748dfACnf_i_ZdG03AgFbxNpiCBe2UVUtkASKYmC5U6IgfCG55ohVBB51uIdINSMV3TzTTGy13WxeAzPKW9-XRXbipUuuzy--zyNwz2_8qdP7b40J2PKozFoDv-pL41wLtM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE CAPABLE OF REDUCING A LEAKAGE CURRENT</title><source>esp@cenet</source><creator>OH Dong Yean</creator><creatorcontrib>OH Dong Yean</creatorcontrib><description>A semiconductor integrated circuit device may include a semiconductor substrate, a source pattern, a drain pattern, a nano wire pattern and a gate. The source pattern may be formed on an upper surface of the semiconductor substrate. The drain pattern may be formed on the upper surface of the semiconductor substrate. The drain pattern may be spaced apart from the source pattern. The nano wire pattern may be arranged between the source pattern and the drain pattern. The gate may be configured to surround the nano wire pattern. The nano wire pattern may include an inner wire and an outer wire. The inner wire may include a first semiconductor material. The outer wire may include a second semiconductor material having a band gap greater than a band gap of the first semiconductor material. The outer inner may be formed on an outer surface of the inner wire.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170420&DB=EPODOC&CC=US&NR=2017110511A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170420&DB=EPODOC&CC=US&NR=2017110511A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OH Dong Yean</creatorcontrib><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE CAPABLE OF REDUCING A LEAKAGE CURRENT</title><description>A semiconductor integrated circuit device may include a semiconductor substrate, a source pattern, a drain pattern, a nano wire pattern and a gate. The source pattern may be formed on an upper surface of the semiconductor substrate. The drain pattern may be formed on the upper surface of the semiconductor substrate. The drain pattern may be spaced apart from the source pattern. The nano wire pattern may be arranged between the source pattern and the drain pattern. The gate may be configured to surround the nano wire pattern. The nano wire pattern may include an inner wire and an outer wire. The inner wire may include a first semiconductor material. The outer wire may include a second semiconductor material having a band gap greater than a band gap of the first semiconductor material. The outer inner may be formed on an outer surface of the inner wire.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQgOEuDqK-w4Gz0CjifF6u8bBNJL10LUXiJFqo748dfACnf_i_ZdG03AgFbxNpiCBe2UVUtkASKYmC5U6IgfCG55ohVBB51uIdINSMV3TzTTGy13WxeAzPKW9-XRXbipUuuzy--zyNwz2_8qdP7b40J2PKozFoDv-pL41wLtM</recordid><startdate>20170420</startdate><enddate>20170420</enddate><creator>OH Dong Yean</creator><scope>EVB</scope></search><sort><creationdate>20170420</creationdate><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE CAPABLE OF REDUCING A LEAKAGE CURRENT</title><author>OH Dong Yean</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2017110511A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>OH Dong Yean</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OH Dong Yean</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE CAPABLE OF REDUCING A LEAKAGE CURRENT</title><date>2017-04-20</date><risdate>2017</risdate><abstract>A semiconductor integrated circuit device may include a semiconductor substrate, a source pattern, a drain pattern, a nano wire pattern and a gate. The source pattern may be formed on an upper surface of the semiconductor substrate. The drain pattern may be formed on the upper surface of the semiconductor substrate. The drain pattern may be spaced apart from the source pattern. The nano wire pattern may be arranged between the source pattern and the drain pattern. The gate may be configured to surround the nano wire pattern. The nano wire pattern may include an inner wire and an outer wire. The inner wire may include a first semiconductor material. The outer wire may include a second semiconductor material having a band gap greater than a band gap of the first semiconductor material. The outer inner may be formed on an outer surface of the inner wire.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2017110511A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE CAPABLE OF REDUCING A LEAKAGE CURRENT |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T11%3A36%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OH%20Dong%20Yean&rft.date=2017-04-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2017110511A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |