GATE DRIVING CIRCUIT AND DISPLAY DEVICE INCLUDING THE SAME
A gate driving circuit includes a plurality of stages, a k-th stage (where k is a natural number) of the plurality of stages being configured to receive a clock signal, a (k−1)-th carry signal from a (k−1)-th stage of the plurality of stages, a (k+1)-th carry signal from a (k+1)-th stage of the plur...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Na Byoungsun Ahn Sihyun Lee Kye-uk Park Kee-bum Kim Jaewon Ra Yoomi |
| description | A gate driving circuit includes a plurality of stages, a k-th stage (where k is a natural number) of the plurality of stages being configured to receive a clock signal, a (k−1)-th carry signal from a (k−1)-th stage of the plurality of stages, a (k+1)-th carry signal from a (k+1)-th stage of the plurality of stages, a (k+2)-th carry signal from a (k+2)-th stage of the plurality of stages, a first ground voltage, a second ground voltage, and a third ground voltage, and to output a k-th gate signal and a k-th carry signal, the k-th stage including a first pull down circuit configured to discharge the k-th gate signal as the third ground voltage in response to the (k+1)-th carry signal, and the third ground voltage having a lower voltage level than the first ground voltage and having a higher voltage level than the second ground voltage. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2017084239A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2017084239A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2017084239A13</originalsourceid><addsrcrecordid>eNrjZLBydwxxVXAJ8gzz9HNXcPYMcg71DFFw9HNRcPEMDvBxjFRwcQ3zdHZV8PRz9gl1ASkK8XBVCHb0deVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhuYGFiZGxpaOhsbEqQIAL9kpoQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>GATE DRIVING CIRCUIT AND DISPLAY DEVICE INCLUDING THE SAME</title><source>esp@cenet</source><creator>Na Byoungsun ; Ahn Sihyun ; Lee Kye-uk ; Park Kee-bum ; Kim Jaewon ; Ra Yoomi</creator><creatorcontrib>Na Byoungsun ; Ahn Sihyun ; Lee Kye-uk ; Park Kee-bum ; Kim Jaewon ; Ra Yoomi</creatorcontrib><description>A gate driving circuit includes a plurality of stages, a k-th stage (where k is a natural number) of the plurality of stages being configured to receive a clock signal, a (k−1)-th carry signal from a (k−1)-th stage of the plurality of stages, a (k+1)-th carry signal from a (k+1)-th stage of the plurality of stages, a (k+2)-th carry signal from a (k+2)-th stage of the plurality of stages, a first ground voltage, a second ground voltage, and a third ground voltage, and to output a k-th gate signal and a k-th carry signal, the k-th stage including a first pull down circuit configured to discharge the k-th gate signal as the third ground voltage in response to the (k+1)-th carry signal, and the third ground voltage having a lower voltage level than the first ground voltage and having a higher voltage level than the second ground voltage.</description><language>eng</language><subject>ADVERTISING ; ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION ; CRYPTOGRAPHY ; DISPLAY ; EDUCATION ; PHYSICS ; SEALS</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170323&DB=EPODOC&CC=US&NR=2017084239A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170323&DB=EPODOC&CC=US&NR=2017084239A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Na Byoungsun</creatorcontrib><creatorcontrib>Ahn Sihyun</creatorcontrib><creatorcontrib>Lee Kye-uk</creatorcontrib><creatorcontrib>Park Kee-bum</creatorcontrib><creatorcontrib>Kim Jaewon</creatorcontrib><creatorcontrib>Ra Yoomi</creatorcontrib><title>GATE DRIVING CIRCUIT AND DISPLAY DEVICE INCLUDING THE SAME</title><description>A gate driving circuit includes a plurality of stages, a k-th stage (where k is a natural number) of the plurality of stages being configured to receive a clock signal, a (k−1)-th carry signal from a (k−1)-th stage of the plurality of stages, a (k+1)-th carry signal from a (k+1)-th stage of the plurality of stages, a (k+2)-th carry signal from a (k+2)-th stage of the plurality of stages, a first ground voltage, a second ground voltage, and a third ground voltage, and to output a k-th gate signal and a k-th carry signal, the k-th stage including a first pull down circuit configured to discharge the k-th gate signal as the third ground voltage in response to the (k+1)-th carry signal, and the third ground voltage having a lower voltage level than the first ground voltage and having a higher voltage level than the second ground voltage.</description><subject>ADVERTISING</subject><subject>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</subject><subject>CRYPTOGRAPHY</subject><subject>DISPLAY</subject><subject>EDUCATION</subject><subject>PHYSICS</subject><subject>SEALS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBydwxxVXAJ8gzz9HNXcPYMcg71DFFw9HNRcPEMDvBxjFRwcQ3zdHZV8PRz9gl1ASkK8XBVCHb0deVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhuYGFiZGxpaOhsbEqQIAL9kpoQ</recordid><startdate>20170323</startdate><enddate>20170323</enddate><creator>Na Byoungsun</creator><creator>Ahn Sihyun</creator><creator>Lee Kye-uk</creator><creator>Park Kee-bum</creator><creator>Kim Jaewon</creator><creator>Ra Yoomi</creator><scope>EVB</scope></search><sort><creationdate>20170323</creationdate><title>GATE DRIVING CIRCUIT AND DISPLAY DEVICE INCLUDING THE SAME</title><author>Na Byoungsun ; Ahn Sihyun ; Lee Kye-uk ; Park Kee-bum ; Kim Jaewon ; Ra Yoomi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2017084239A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>ADVERTISING</topic><topic>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</topic><topic>CRYPTOGRAPHY</topic><topic>DISPLAY</topic><topic>EDUCATION</topic><topic>PHYSICS</topic><topic>SEALS</topic><toplevel>online_resources</toplevel><creatorcontrib>Na Byoungsun</creatorcontrib><creatorcontrib>Ahn Sihyun</creatorcontrib><creatorcontrib>Lee Kye-uk</creatorcontrib><creatorcontrib>Park Kee-bum</creatorcontrib><creatorcontrib>Kim Jaewon</creatorcontrib><creatorcontrib>Ra Yoomi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Na Byoungsun</au><au>Ahn Sihyun</au><au>Lee Kye-uk</au><au>Park Kee-bum</au><au>Kim Jaewon</au><au>Ra Yoomi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>GATE DRIVING CIRCUIT AND DISPLAY DEVICE INCLUDING THE SAME</title><date>2017-03-23</date><risdate>2017</risdate><abstract>A gate driving circuit includes a plurality of stages, a k-th stage (where k is a natural number) of the plurality of stages being configured to receive a clock signal, a (k−1)-th carry signal from a (k−1)-th stage of the plurality of stages, a (k+1)-th carry signal from a (k+1)-th stage of the plurality of stages, a (k+2)-th carry signal from a (k+2)-th stage of the plurality of stages, a first ground voltage, a second ground voltage, and a third ground voltage, and to output a k-th gate signal and a k-th carry signal, the k-th stage including a first pull down circuit configured to discharge the k-th gate signal as the third ground voltage in response to the (k+1)-th carry signal, and the third ground voltage having a lower voltage level than the first ground voltage and having a higher voltage level than the second ground voltage.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2017084239A1 |
| source | esp@cenet |
| subjects | ADVERTISING ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION CRYPTOGRAPHY DISPLAY EDUCATION PHYSICS SEALS |
| title | GATE DRIVING CIRCUIT AND DISPLAY DEVICE INCLUDING THE SAME |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T13%3A21%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Na%20Byoungsun&rft.date=2017-03-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2017084239A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |