SENSE AMPLIFIER CIRCUITS AND METHODS OF OPERATION

SENSE AMPLIFIER CIRCUITS AND METHODS OF OPERATION

A sense amplifier circuit includes a power node having a power node voltage at a power voltage level, a bit line having a bit line voltage, a sense amplifier output, an NMOS transistor and a PMOS transistor coupled in series between the power node and the bit line, and a logic gate configured to gen...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: UPPUTURI Bharath
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator UPPUTURI Bharath
description A sense amplifier circuit includes a power node having a power node voltage at a power voltage level, a bit line having a bit line voltage, a sense amplifier output, an NMOS transistor and a PMOS transistor coupled in series between the power node and the bit line, and a logic gate configured to generate a sense amplifier output voltage at the sense amplifier output based on the bit line voltage. The NMOS transistor is configured to operate in a sub-threshold region to maintain the bit line voltage at a first level and operate in a region above the sub-threshold region to maintain the bit line voltage at a second level, and the first level is between the second level and the power voltage level.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2017076786A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2017076786A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2017076786A13</originalsourceid><addsrcrecordid>eNrjZDAMdvULdlVw9A3w8XTzdA1ScPYMcg71DAlWcPRzUfB1DfHwdwlW8HdT8A9wDXIM8fT342FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaG5gbmZuYWZo6GxsSpAgDsHieO</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SENSE AMPLIFIER CIRCUITS AND METHODS OF OPERATION</title><source>esp@cenet</source><creator>UPPUTURI Bharath</creator><creatorcontrib>UPPUTURI Bharath</creatorcontrib><description>A sense amplifier circuit includes a power node having a power node voltage at a power voltage level, a bit line having a bit line voltage, a sense amplifier output, an NMOS transistor and a PMOS transistor coupled in series between the power node and the bit line, and a logic gate configured to generate a sense amplifier output voltage at the sense amplifier output based on the bit line voltage. The NMOS transistor is configured to operate in a sub-threshold region to maintain the bit line voltage at a first level and operate in a region above the sub-threshold region to maintain the bit line voltage at a second level, and the first level is between the second level and the power voltage level.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170316&amp;DB=EPODOC&amp;CC=US&amp;NR=2017076786A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170316&amp;DB=EPODOC&amp;CC=US&amp;NR=2017076786A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>UPPUTURI Bharath</creatorcontrib><title>SENSE AMPLIFIER CIRCUITS AND METHODS OF OPERATION</title><description>A sense amplifier circuit includes a power node having a power node voltage at a power voltage level, a bit line having a bit line voltage, a sense amplifier output, an NMOS transistor and a PMOS transistor coupled in series between the power node and the bit line, and a logic gate configured to generate a sense amplifier output voltage at the sense amplifier output based on the bit line voltage. The NMOS transistor is configured to operate in a sub-threshold region to maintain the bit line voltage at a first level and operate in a region above the sub-threshold region to maintain the bit line voltage at a second level, and the first level is between the second level and the power voltage level.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAMdvULdlVw9A3w8XTzdA1ScPYMcg71DAlWcPRzUfB1DfHwdwlW8HdT8A9wDXIM8fT342FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaG5gbmZuYWZo6GxsSpAgDsHieO</recordid><startdate>20170316</startdate><enddate>20170316</enddate><creator>UPPUTURI Bharath</creator><scope>EVB</scope></search><sort><creationdate>20170316</creationdate><title>SENSE AMPLIFIER CIRCUITS AND METHODS OF OPERATION</title><author>UPPUTURI Bharath</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2017076786A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>UPPUTURI Bharath</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>UPPUTURI Bharath</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SENSE AMPLIFIER CIRCUITS AND METHODS OF OPERATION</title><date>2017-03-16</date><risdate>2017</risdate><abstract>A sense amplifier circuit includes a power node having a power node voltage at a power voltage level, a bit line having a bit line voltage, a sense amplifier output, an NMOS transistor and a PMOS transistor coupled in series between the power node and the bit line, and a logic gate configured to generate a sense amplifier output voltage at the sense amplifier output based on the bit line voltage. The NMOS transistor is configured to operate in a sub-threshold region to maintain the bit line voltage at a first level and operate in a region above the sub-threshold region to maintain the bit line voltage at a second level, and the first level is between the second level and the power voltage level.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2017076786A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title SENSE AMPLIFIER CIRCUITS AND METHODS OF OPERATION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T10%3A04%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=UPPUTURI%20Bharath&rft.date=2017-03-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2017076786A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true