INSULATING A VIA IN A SEMICONDUCTOR SUBSTRATE

INSULATING A VIA IN A SEMICONDUCTOR SUBSTRATE

Insulating a via in a semiconductor substrate, including: depositing, in the via, a dielectric layer; depositing, in the via, a barrier layer; allowing the barrier layer to oxidize; and depositing, in the via, a conducting layer.

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SIMON ANDREW H, REARDON NICOLE R, PETRARCA KEVIN S, OAKLEY JENNIFER A, FAROOQ MUKTA G
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SIMON ANDREW H
REARDON NICOLE R
PETRARCA KEVIN S
OAKLEY JENNIFER A
FAROOQ MUKTA G
description Insulating a via in a semiconductor substrate, including: depositing, in the via, a dielectric layer; depositing, in the via, a barrier layer; allowing the barrier layer to oxidize; and depositing, in the via, a conducting layer.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2016379876A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2016379876A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2016379876A13</originalsourceid><addsrcrecordid>eNrjZND19AsO9XEM8fRzV3BUCPN0VPD0AzKCXX09nf39XEKdQ_yDFIJDnYJDghxDXHkYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBoZmxuaWFuZmjoTFxqgBOAyZ9</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INSULATING A VIA IN A SEMICONDUCTOR SUBSTRATE</title><source>esp@cenet</source><creator>SIMON ANDREW H ; REARDON NICOLE R ; PETRARCA KEVIN S ; OAKLEY JENNIFER A ; FAROOQ MUKTA G</creator><creatorcontrib>SIMON ANDREW H ; REARDON NICOLE R ; PETRARCA KEVIN S ; OAKLEY JENNIFER A ; FAROOQ MUKTA G</creatorcontrib><description>Insulating a via in a semiconductor substrate, including: depositing, in the via, a dielectric layer; depositing, in the via, a barrier layer; allowing the barrier layer to oxidize; and depositing, in the via, a conducting layer.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20161229&amp;DB=EPODOC&amp;CC=US&amp;NR=2016379876A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20161229&amp;DB=EPODOC&amp;CC=US&amp;NR=2016379876A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SIMON ANDREW H</creatorcontrib><creatorcontrib>REARDON NICOLE R</creatorcontrib><creatorcontrib>PETRARCA KEVIN S</creatorcontrib><creatorcontrib>OAKLEY JENNIFER A</creatorcontrib><creatorcontrib>FAROOQ MUKTA G</creatorcontrib><title>INSULATING A VIA IN A SEMICONDUCTOR SUBSTRATE</title><description>Insulating a via in a semiconductor substrate, including: depositing, in the via, a dielectric layer; depositing, in the via, a barrier layer; allowing the barrier layer to oxidize; and depositing, in the via, a conducting layer.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND19AsO9XEM8fRzV3BUCPN0VPD0AzKCXX09nf39XEKdQ_yDFIJDnYJDghxDXHkYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBoZmxuaWFuZmjoTFxqgBOAyZ9</recordid><startdate>20161229</startdate><enddate>20161229</enddate><creator>SIMON ANDREW H</creator><creator>REARDON NICOLE R</creator><creator>PETRARCA KEVIN S</creator><creator>OAKLEY JENNIFER A</creator><creator>FAROOQ MUKTA G</creator><scope>EVB</scope></search><sort><creationdate>20161229</creationdate><title>INSULATING A VIA IN A SEMICONDUCTOR SUBSTRATE</title><author>SIMON ANDREW H ; REARDON NICOLE R ; PETRARCA KEVIN S ; OAKLEY JENNIFER A ; FAROOQ MUKTA G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2016379876A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SIMON ANDREW H</creatorcontrib><creatorcontrib>REARDON NICOLE R</creatorcontrib><creatorcontrib>PETRARCA KEVIN S</creatorcontrib><creatorcontrib>OAKLEY JENNIFER A</creatorcontrib><creatorcontrib>FAROOQ MUKTA G</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SIMON ANDREW H</au><au>REARDON NICOLE R</au><au>PETRARCA KEVIN S</au><au>OAKLEY JENNIFER A</au><au>FAROOQ MUKTA G</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INSULATING A VIA IN A SEMICONDUCTOR SUBSTRATE</title><date>2016-12-29</date><risdate>2016</risdate><abstract>Insulating a via in a semiconductor substrate, including: depositing, in the via, a dielectric layer; depositing, in the via, a barrier layer; allowing the barrier layer to oxidize; and depositing, in the via, a conducting layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2016379876A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title INSULATING A VIA IN A SEMICONDUCTOR SUBSTRATE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T22%3A16%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SIMON%20ANDREW%20H&rft.date=2016-12-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2016379876A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true