WAFER LEVEL PACKAGE

A water level package includes a substrate, a plurality of semiconductor chips mounted on the substrate, and molding members that contact the substrate and the plurality of semiconductor chips and are formed on the substrate. The molding members include two or more molding members that have coeffici...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHO Kyong-soon, RYU Han-Sung
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHO Kyong-soon
RYU Han-Sung
description A water level package includes a substrate, a plurality of semiconductor chips mounted on the substrate, and molding members that contact the substrate and the plurality of semiconductor chips and are formed on the substrate. The molding members include two or more molding members that have coefficients of thermal expansion (CTEs) different from each other.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2016365319A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2016365319A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2016365319A13</originalsourceid><addsrcrecordid>eNrjZBAOd3RzDVLwcQ1z9VEIcHT2dnR35WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGZsZmpsaGlo6GxsSpAgC-EB8P</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>WAFER LEVEL PACKAGE</title><source>esp@cenet</source><creator>CHO Kyong-soon ; RYU Han-Sung</creator><creatorcontrib>CHO Kyong-soon ; RYU Han-Sung</creatorcontrib><description>A water level package includes a substrate, a plurality of semiconductor chips mounted on the substrate, and molding members that contact the substrate and the plurality of semiconductor chips and are formed on the substrate. The molding members include two or more molding members that have coefficients of thermal expansion (CTEs) different from each other.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20161215&amp;DB=EPODOC&amp;CC=US&amp;NR=2016365319A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20161215&amp;DB=EPODOC&amp;CC=US&amp;NR=2016365319A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHO Kyong-soon</creatorcontrib><creatorcontrib>RYU Han-Sung</creatorcontrib><title>WAFER LEVEL PACKAGE</title><description>A water level package includes a substrate, a plurality of semiconductor chips mounted on the substrate, and molding members that contact the substrate and the plurality of semiconductor chips and are formed on the substrate. The molding members include two or more molding members that have coefficients of thermal expansion (CTEs) different from each other.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAOd3RzDVLwcQ1z9VEIcHT2dnR35WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGZsZmpsaGlo6GxsSpAgC-EB8P</recordid><startdate>20161215</startdate><enddate>20161215</enddate><creator>CHO Kyong-soon</creator><creator>RYU Han-Sung</creator><scope>EVB</scope></search><sort><creationdate>20161215</creationdate><title>WAFER LEVEL PACKAGE</title><author>CHO Kyong-soon ; RYU Han-Sung</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2016365319A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHO Kyong-soon</creatorcontrib><creatorcontrib>RYU Han-Sung</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHO Kyong-soon</au><au>RYU Han-Sung</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>WAFER LEVEL PACKAGE</title><date>2016-12-15</date><risdate>2016</risdate><abstract>A water level package includes a substrate, a plurality of semiconductor chips mounted on the substrate, and molding members that contact the substrate and the plurality of semiconductor chips and are formed on the substrate. The molding members include two or more molding members that have coefficients of thermal expansion (CTEs) different from each other.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2016365319A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title WAFER LEVEL PACKAGE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T22%3A14%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHO%20Kyong-soon&rft.date=2016-12-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2016365319A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true