A/D CONVERTER INCLUDING MULTIPLE SUB-A/D CONVERTERS

An A/D converter includes: an input buffer; N sub-A/D converters including N first sampling circuits that are connected to the input buffer, and that sample the output analog signal in respective sampling slots; a control circuit that executes calibration for the N first sampling circuits one by one...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAKA JUNICHI, MIKI TAKUJI, OZEKI TOSHIAKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NAKA JUNICHI
MIKI TAKUJI
OZEKI TOSHIAKI
description An A/D converter includes: an input buffer; N sub-A/D converters including N first sampling circuits that are connected to the input buffer, and that sample the output analog signal in respective sampling slots; a control circuit that executes calibration for the N first sampling circuits one by one; a reference A/D converter including a second sampling circuit that is connected to the input buffer, and that samples the output analog signal in the same sampling slot as the sampling slot of one first sampling circuit under execution of the calibration among the N first sampling circuits; and a third sampling circuit that is connected to the input buffer, and that samples the output analog signal in the same sampling slots as the sampling slots of the (N−1) first sampling circuits out of the execution of the calibration.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2016329905A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2016329905A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2016329905A13</originalsourceid><addsrcrecordid>eNrjZDB21HdRcPb3C3MNCnENUvD0c_YJdfH0c1fwDfUJ8QzwcVUIDnXSRVEUzMPAmpaYU5zKC6W5GZTdXEOcPXRTC_LjU4sLEpNT81JL4kODjQwMzYyNLC0NTB0NjYlTBQAxVSgD</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>A/D CONVERTER INCLUDING MULTIPLE SUB-A/D CONVERTERS</title><source>esp@cenet</source><creator>NAKA JUNICHI ; MIKI TAKUJI ; OZEKI TOSHIAKI</creator><creatorcontrib>NAKA JUNICHI ; MIKI TAKUJI ; OZEKI TOSHIAKI</creatorcontrib><description>An A/D converter includes: an input buffer; N sub-A/D converters including N first sampling circuits that are connected to the input buffer, and that sample the output analog signal in respective sampling slots; a control circuit that executes calibration for the N first sampling circuits one by one; a reference A/D converter including a second sampling circuit that is connected to the input buffer, and that samples the output analog signal in the same sampling slot as the sampling slot of one first sampling circuit under execution of the calibration among the N first sampling circuits; and a third sampling circuit that is connected to the input buffer, and that samples the output analog signal in the same sampling slots as the sampling slots of the (N−1) first sampling circuits out of the execution of the calibration.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRICITY</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20161110&amp;DB=EPODOC&amp;CC=US&amp;NR=2016329905A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20161110&amp;DB=EPODOC&amp;CC=US&amp;NR=2016329905A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAKA JUNICHI</creatorcontrib><creatorcontrib>MIKI TAKUJI</creatorcontrib><creatorcontrib>OZEKI TOSHIAKI</creatorcontrib><title>A/D CONVERTER INCLUDING MULTIPLE SUB-A/D CONVERTERS</title><description>An A/D converter includes: an input buffer; N sub-A/D converters including N first sampling circuits that are connected to the input buffer, and that sample the output analog signal in respective sampling slots; a control circuit that executes calibration for the N first sampling circuits one by one; a reference A/D converter including a second sampling circuit that is connected to the input buffer, and that samples the output analog signal in the same sampling slot as the sampling slot of one first sampling circuit under execution of the calibration among the N first sampling circuits; and a third sampling circuit that is connected to the input buffer, and that samples the output analog signal in the same sampling slots as the sampling slots of the (N−1) first sampling circuits out of the execution of the calibration.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB21HdRcPb3C3MNCnENUvD0c_YJdfH0c1fwDfUJ8QzwcVUIDnXSRVEUzMPAmpaYU5zKC6W5GZTdXEOcPXRTC_LjU4sLEpNT81JL4kODjQwMzYyNLC0NTB0NjYlTBQAxVSgD</recordid><startdate>20161110</startdate><enddate>20161110</enddate><creator>NAKA JUNICHI</creator><creator>MIKI TAKUJI</creator><creator>OZEKI TOSHIAKI</creator><scope>EVB</scope></search><sort><creationdate>20161110</creationdate><title>A/D CONVERTER INCLUDING MULTIPLE SUB-A/D CONVERTERS</title><author>NAKA JUNICHI ; MIKI TAKUJI ; OZEKI TOSHIAKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2016329905A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>NAKA JUNICHI</creatorcontrib><creatorcontrib>MIKI TAKUJI</creatorcontrib><creatorcontrib>OZEKI TOSHIAKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAKA JUNICHI</au><au>MIKI TAKUJI</au><au>OZEKI TOSHIAKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>A/D CONVERTER INCLUDING MULTIPLE SUB-A/D CONVERTERS</title><date>2016-11-10</date><risdate>2016</risdate><abstract>An A/D converter includes: an input buffer; N sub-A/D converters including N first sampling circuits that are connected to the input buffer, and that sample the output analog signal in respective sampling slots; a control circuit that executes calibration for the N first sampling circuits one by one; a reference A/D converter including a second sampling circuit that is connected to the input buffer, and that samples the output analog signal in the same sampling slot as the sampling slot of one first sampling circuit under execution of the calibration among the N first sampling circuits; and a third sampling circuit that is connected to the input buffer, and that samples the output analog signal in the same sampling slots as the sampling slots of the (N−1) first sampling circuits out of the execution of the calibration.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2016329905A1
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
CODE CONVERSION IN GENERAL
CODING
DECODING
ELECTRICITY
title A/D CONVERTER INCLUDING MULTIPLE SUB-A/D CONVERTERS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T13%3A49%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAKA%20JUNICHI&rft.date=2016-11-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2016329905A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true