SCHEDULERS WITH LOAD-STORE QUEUE AWARENESS

SCHEDULERS WITH LOAD-STORE QUEUE AWARENESS

In one embodiment, a computer-implemented method includes tracking a size of a load-store queue (LSQ) during compile time of a program. The size of the LSQ is time-varying and indicates how many memory access instructions of the program are on the LSQ. The method further includes scheduling, by a co...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Jacob Arpith C, Chen Tong, Eichenberger Alexandre E, Sura Zehra N
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Jacob Arpith C
Chen Tong
Eichenberger Alexandre E
Sura Zehra N
description In one embodiment, a computer-implemented method includes tracking a size of a load-store queue (LSQ) during compile time of a program. The size of the LSQ is time-varying and indicates how many memory access instructions of the program are on the LSQ. The method further includes scheduling, by a computer processor, a plurality of memory access instructions of the program based on the size of the LSQ.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2016283248A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2016283248A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2016283248A13</originalsourceid><addsrcrecordid>eNrjZNAKdvZwdQn1cQ0KVgj3DPFQ8PF3dNENDvEPclUIDHUNdVVwDHcMcvVzDQ7mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoZmRhbGRiYWjobGxKkCAPUxJcM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SCHEDULERS WITH LOAD-STORE QUEUE AWARENESS</title><source>esp@cenet</source><creator>Jacob Arpith C ; Chen Tong ; Eichenberger Alexandre E ; Sura Zehra N</creator><creatorcontrib>Jacob Arpith C ; Chen Tong ; Eichenberger Alexandre E ; Sura Zehra N</creatorcontrib><description>In one embodiment, a computer-implemented method includes tracking a size of a load-store queue (LSQ) during compile time of a program. The size of the LSQ is time-varying and indicates how many memory access instructions of the program are on the LSQ. The method further includes scheduling, by a computer processor, a plurality of memory access instructions of the program based on the size of the LSQ.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160929&amp;DB=EPODOC&amp;CC=US&amp;NR=2016283248A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160929&amp;DB=EPODOC&amp;CC=US&amp;NR=2016283248A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Jacob Arpith C</creatorcontrib><creatorcontrib>Chen Tong</creatorcontrib><creatorcontrib>Eichenberger Alexandre E</creatorcontrib><creatorcontrib>Sura Zehra N</creatorcontrib><title>SCHEDULERS WITH LOAD-STORE QUEUE AWARENESS</title><description>In one embodiment, a computer-implemented method includes tracking a size of a load-store queue (LSQ) during compile time of a program. The size of the LSQ is time-varying and indicates how many memory access instructions of the program are on the LSQ. The method further includes scheduling, by a computer processor, a plurality of memory access instructions of the program based on the size of the LSQ.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAKdvZwdQn1cQ0KVgj3DPFQ8PF3dNENDvEPclUIDHUNdVVwDHcMcvVzDQ7mYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoZmRhbGRiYWjobGxKkCAPUxJcM</recordid><startdate>20160929</startdate><enddate>20160929</enddate><creator>Jacob Arpith C</creator><creator>Chen Tong</creator><creator>Eichenberger Alexandre E</creator><creator>Sura Zehra N</creator><scope>EVB</scope></search><sort><creationdate>20160929</creationdate><title>SCHEDULERS WITH LOAD-STORE QUEUE AWARENESS</title><author>Jacob Arpith C ; Chen Tong ; Eichenberger Alexandre E ; Sura Zehra N</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2016283248A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Jacob Arpith C</creatorcontrib><creatorcontrib>Chen Tong</creatorcontrib><creatorcontrib>Eichenberger Alexandre E</creatorcontrib><creatorcontrib>Sura Zehra N</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jacob Arpith C</au><au>Chen Tong</au><au>Eichenberger Alexandre E</au><au>Sura Zehra N</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SCHEDULERS WITH LOAD-STORE QUEUE AWARENESS</title><date>2016-09-29</date><risdate>2016</risdate><abstract>In one embodiment, a computer-implemented method includes tracking a size of a load-store queue (LSQ) during compile time of a program. The size of the LSQ is time-varying and indicates how many memory access instructions of the program are on the LSQ. The method further includes scheduling, by a computer processor, a plurality of memory access instructions of the program based on the size of the LSQ.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2016283248A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title SCHEDULERS WITH LOAD-STORE QUEUE AWARENESS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-18T23%3A07%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Jacob%20Arpith%20C&rft.date=2016-09-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2016283248A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true