Computer Processor Providing Exception Handling with Reduced State Storage
A computer architecture allows for simplified exception handling by restarting the program after exceptions at the beginning of idempotent regions, the idempotent regions allowing re-execution without the need for restoring complex state information from checkpoints. Recovery from mis-speculation ma...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | DE KRUIJF MARC ASHER SANKARALINGAM KARTHIKEYAN MENON JAIKRISHNAN |
| description | A computer architecture allows for simplified exception handling by restarting the program after exceptions at the beginning of idempotent regions, the idempotent regions allowing re-execution without the need for restoring complex state information from checkpoints. Recovery from mis-speculation may be provided by a similar mechanism but using smaller idempotent regions reflecting a more frequent occurrence of mis-speculation. A compiler generating different idempotent regions for speculation and exception handling is also disclosed. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2016170765A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2016170765A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2016170765A13</originalsourceid><addsrcrecordid>eNrjZPByzs8tKC1JLVIIKMpPTi0uzgezyjJTMvPSFVwrklMLSjLz8xQ8EvNSckBC5ZklGQpBqSmlyakpCsEliSWpQDK_KDE9lYeBNS0xpziVF0pzMyi7uYY4e-imFuTHpxYXJCan5qWWxIcGGxkYmhmaG5ibmToaGhOnCgAG6zYO</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Computer Processor Providing Exception Handling with Reduced State Storage</title><source>esp@cenet</source><creator>DE KRUIJF MARC ASHER ; SANKARALINGAM KARTHIKEYAN ; MENON JAIKRISHNAN</creator><creatorcontrib>DE KRUIJF MARC ASHER ; SANKARALINGAM KARTHIKEYAN ; MENON JAIKRISHNAN</creatorcontrib><description>A computer architecture allows for simplified exception handling by restarting the program after exceptions at the beginning of idempotent regions, the idempotent regions allowing re-execution without the need for restoring complex state information from checkpoints. Recovery from mis-speculation may be provided by a similar mechanism but using smaller idempotent regions reflecting a more frequent occurrence of mis-speculation. A compiler generating different idempotent regions for speculation and exception handling is also disclosed.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160616&DB=EPODOC&CC=US&NR=2016170765A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160616&DB=EPODOC&CC=US&NR=2016170765A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DE KRUIJF MARC ASHER</creatorcontrib><creatorcontrib>SANKARALINGAM KARTHIKEYAN</creatorcontrib><creatorcontrib>MENON JAIKRISHNAN</creatorcontrib><title>Computer Processor Providing Exception Handling with Reduced State Storage</title><description>A computer architecture allows for simplified exception handling by restarting the program after exceptions at the beginning of idempotent regions, the idempotent regions allowing re-execution without the need for restoring complex state information from checkpoints. Recovery from mis-speculation may be provided by a similar mechanism but using smaller idempotent regions reflecting a more frequent occurrence of mis-speculation. A compiler generating different idempotent regions for speculation and exception handling is also disclosed.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPByzs8tKC1JLVIIKMpPTi0uzgezyjJTMvPSFVwrklMLSjLz8xQ8EvNSckBC5ZklGQpBqSmlyakpCsEliSWpQDK_KDE9lYeBNS0xpziVF0pzMyi7uYY4e-imFuTHpxYXJCan5qWWxIcGGxkYmhmaG5ibmToaGhOnCgAG6zYO</recordid><startdate>20160616</startdate><enddate>20160616</enddate><creator>DE KRUIJF MARC ASHER</creator><creator>SANKARALINGAM KARTHIKEYAN</creator><creator>MENON JAIKRISHNAN</creator><scope>EVB</scope></search><sort><creationdate>20160616</creationdate><title>Computer Processor Providing Exception Handling with Reduced State Storage</title><author>DE KRUIJF MARC ASHER ; SANKARALINGAM KARTHIKEYAN ; MENON JAIKRISHNAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2016170765A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>DE KRUIJF MARC ASHER</creatorcontrib><creatorcontrib>SANKARALINGAM KARTHIKEYAN</creatorcontrib><creatorcontrib>MENON JAIKRISHNAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DE KRUIJF MARC ASHER</au><au>SANKARALINGAM KARTHIKEYAN</au><au>MENON JAIKRISHNAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Computer Processor Providing Exception Handling with Reduced State Storage</title><date>2016-06-16</date><risdate>2016</risdate><abstract>A computer architecture allows for simplified exception handling by restarting the program after exceptions at the beginning of idempotent regions, the idempotent regions allowing re-execution without the need for restoring complex state information from checkpoints. Recovery from mis-speculation may be provided by a similar mechanism but using smaller idempotent regions reflecting a more frequent occurrence of mis-speculation. A compiler generating different idempotent regions for speculation and exception handling is also disclosed.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2016170765A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Computer Processor Providing Exception Handling with Reduced State Storage |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T06%3A00%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DE%20KRUIJF%20MARC%20ASHER&rft.date=2016-06-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2016170765A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |