METHOD FOR CAPACITIVELY READING RESISTIVE MEMORY ELEMENTS AND NONVOLATILE, CAPACITIVELY READABLE MEMORY ELEMENTS FOR IMPLEMENTING THE METHOD

A method for reading out a non-volatile memory element having at least two stable states 0 and 1. This memory element comprises at least one resistive memory cell, which encodes the two states 0 and 1 into a state HRS having higher electrical resistance and a state LRS having lower electrical resist...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WASER RAINER, LINN EIKE, NIELEN LUTZ, TAPPERTZHOFEN STEFAN, VALOV ILIA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WASER RAINER
LINN EIKE
NIELEN LUTZ
TAPPERTZHOFEN STEFAN
VALOV ILIA
description A method for reading out a non-volatile memory element having at least two stable states 0 and 1. This memory element comprises at least one resistive memory cell, which encodes the two states 0 and 1 into a state HRS having higher electrical resistance and a state LRS having lower electrical resistance. In the two states 0 and 1, the memory element has differing capacitances C0,1; this difference is used to determine which state is present. A memory element is selected in which a fixed capacitance that is independent of the state of the memory cell is connected in series with the memory cell. A series connection of a resistive memory cell with a fixed capacitance, instead of with a second resistive memory cell, improves the signal strength during capacitive read-out. The second memory cell becomes indispensable for the memory function when the memory element is read out capacitively. Moreover memory elements were developed which combine a field effect transistor or a DRAM structure with a resistive memory cell or an antiserial series connection of such memory cells.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2016111152A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2016111152A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2016111152A13</originalsourceid><addsrcrecordid>eNrjZOjxdQ3x8HdRcPMPUnB2DHB09gzxDHP1iVQIcnV08fRzB9LBnsEgMQVfV1__oEgFVx9XX1e_kGAFRz8XBT9_vzB_H8cQTx9XHUz9jk4-mNpANnn6BkC4IBtCPECKQK7gYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoZmhkBgauRoaEycKgCF0ECj</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR CAPACITIVELY READING RESISTIVE MEMORY ELEMENTS AND NONVOLATILE, CAPACITIVELY READABLE MEMORY ELEMENTS FOR IMPLEMENTING THE METHOD</title><source>esp@cenet</source><creator>WASER RAINER ; LINN EIKE ; NIELEN LUTZ ; TAPPERTZHOFEN STEFAN ; VALOV ILIA</creator><creatorcontrib>WASER RAINER ; LINN EIKE ; NIELEN LUTZ ; TAPPERTZHOFEN STEFAN ; VALOV ILIA</creatorcontrib><description>A method for reading out a non-volatile memory element having at least two stable states 0 and 1. This memory element comprises at least one resistive memory cell, which encodes the two states 0 and 1 into a state HRS having higher electrical resistance and a state LRS having lower electrical resistance. In the two states 0 and 1, the memory element has differing capacitances C0,1; this difference is used to determine which state is present. A memory element is selected in which a fixed capacitance that is independent of the state of the memory cell is connected in series with the memory cell. A series connection of a resistive memory cell with a fixed capacitance, instead of with a second resistive memory cell, improves the signal strength during capacitive read-out. The second memory cell becomes indispensable for the memory function when the memory element is read out capacitively. Moreover memory elements were developed which combine a field effect transistor or a DRAM structure with a resistive memory cell or an antiserial series connection of such memory cells.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160421&amp;DB=EPODOC&amp;CC=US&amp;NR=2016111152A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20160421&amp;DB=EPODOC&amp;CC=US&amp;NR=2016111152A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WASER RAINER</creatorcontrib><creatorcontrib>LINN EIKE</creatorcontrib><creatorcontrib>NIELEN LUTZ</creatorcontrib><creatorcontrib>TAPPERTZHOFEN STEFAN</creatorcontrib><creatorcontrib>VALOV ILIA</creatorcontrib><title>METHOD FOR CAPACITIVELY READING RESISTIVE MEMORY ELEMENTS AND NONVOLATILE, CAPACITIVELY READABLE MEMORY ELEMENTS FOR IMPLEMENTING THE METHOD</title><description>A method for reading out a non-volatile memory element having at least two stable states 0 and 1. This memory element comprises at least one resistive memory cell, which encodes the two states 0 and 1 into a state HRS having higher electrical resistance and a state LRS having lower electrical resistance. In the two states 0 and 1, the memory element has differing capacitances C0,1; this difference is used to determine which state is present. A memory element is selected in which a fixed capacitance that is independent of the state of the memory cell is connected in series with the memory cell. A series connection of a resistive memory cell with a fixed capacitance, instead of with a second resistive memory cell, improves the signal strength during capacitive read-out. The second memory cell becomes indispensable for the memory function when the memory element is read out capacitively. Moreover memory elements were developed which combine a field effect transistor or a DRAM structure with a resistive memory cell or an antiserial series connection of such memory cells.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOjxdQ3x8HdRcPMPUnB2DHB09gzxDHP1iVQIcnV08fRzB9LBnsEgMQVfV1__oEgFVx9XX1e_kGAFRz8XBT9_vzB_H8cQTx9XHUz9jk4-mNpANnn6BkC4IBtCPECKQK7gYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoZmhkBgauRoaEycKgCF0ECj</recordid><startdate>20160421</startdate><enddate>20160421</enddate><creator>WASER RAINER</creator><creator>LINN EIKE</creator><creator>NIELEN LUTZ</creator><creator>TAPPERTZHOFEN STEFAN</creator><creator>VALOV ILIA</creator><scope>EVB</scope></search><sort><creationdate>20160421</creationdate><title>METHOD FOR CAPACITIVELY READING RESISTIVE MEMORY ELEMENTS AND NONVOLATILE, CAPACITIVELY READABLE MEMORY ELEMENTS FOR IMPLEMENTING THE METHOD</title><author>WASER RAINER ; LINN EIKE ; NIELEN LUTZ ; TAPPERTZHOFEN STEFAN ; VALOV ILIA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2016111152A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>WASER RAINER</creatorcontrib><creatorcontrib>LINN EIKE</creatorcontrib><creatorcontrib>NIELEN LUTZ</creatorcontrib><creatorcontrib>TAPPERTZHOFEN STEFAN</creatorcontrib><creatorcontrib>VALOV ILIA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WASER RAINER</au><au>LINN EIKE</au><au>NIELEN LUTZ</au><au>TAPPERTZHOFEN STEFAN</au><au>VALOV ILIA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR CAPACITIVELY READING RESISTIVE MEMORY ELEMENTS AND NONVOLATILE, CAPACITIVELY READABLE MEMORY ELEMENTS FOR IMPLEMENTING THE METHOD</title><date>2016-04-21</date><risdate>2016</risdate><abstract>A method for reading out a non-volatile memory element having at least two stable states 0 and 1. This memory element comprises at least one resistive memory cell, which encodes the two states 0 and 1 into a state HRS having higher electrical resistance and a state LRS having lower electrical resistance. In the two states 0 and 1, the memory element has differing capacitances C0,1; this difference is used to determine which state is present. A memory element is selected in which a fixed capacitance that is independent of the state of the memory cell is connected in series with the memory cell. A series connection of a resistive memory cell with a fixed capacitance, instead of with a second resistive memory cell, improves the signal strength during capacitive read-out. The second memory cell becomes indispensable for the memory function when the memory element is read out capacitively. Moreover memory elements were developed which combine a field effect transistor or a DRAM structure with a resistive memory cell or an antiserial series connection of such memory cells.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2016111152A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title METHOD FOR CAPACITIVELY READING RESISTIVE MEMORY ELEMENTS AND NONVOLATILE, CAPACITIVELY READABLE MEMORY ELEMENTS FOR IMPLEMENTING THE METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T08%3A45%3A51IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WASER%20RAINER&rft.date=2016-04-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2016111152A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true