SEQUENTIAL NON-DETERMINISTIC DETECTION IN HARDWARE DESIGN
The use of X's in RTL design is widely common for improving synthesis results and, in some cases, verification effectiveness. However, it has certain implications on verification completeness. Human design error or flawed synthesis may lead to undesirable non-determinism on design outputs, not...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | BARANSI AKRAM ZAJAC MICHAEL ANDRAUS ZAHER |
| description | The use of X's in RTL design is widely common for improving synthesis results and, in some cases, verification effectiveness. However, it has certain implications on verification completeness. Human design error or flawed synthesis may lead to undesirable non-determinism on design outputs, not always detected consistently by simulators. This disclosure presents a framework for formalizing observable behavior on digital design output, and a proof methodology for detecting non-determinism or proving correctness with respect to observable X, using a model checker. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015347639A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015347639A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015347639A13</originalsourceid><addsrcrecordid>eNrjZLAMdg0MdfUL8XT0UfDz99N1cQ1xDfL19PMMDvF0VgDxnEM8_f0UPP0UPByDXMIdg1yBosGe7n48DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwNDU2MTczNjS0dCYOFUAS2cp6Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEQUENTIAL NON-DETERMINISTIC DETECTION IN HARDWARE DESIGN</title><source>esp@cenet</source><creator>BARANSI AKRAM ; ZAJAC MICHAEL ; ANDRAUS ZAHER</creator><creatorcontrib>BARANSI AKRAM ; ZAJAC MICHAEL ; ANDRAUS ZAHER</creatorcontrib><description>The use of X's in RTL design is widely common for improving synthesis results and, in some cases, verification effectiveness. However, it has certain implications on verification completeness. Human design error or flawed synthesis may lead to undesirable non-determinism on design outputs, not always detected consistently by simulators. This disclosure presents a framework for formalizing observable behavior on digital design output, and a proof methodology for detecting non-determinism or proving correctness with respect to observable X, using a model checker.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20151203&DB=EPODOC&CC=US&NR=2015347639A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20151203&DB=EPODOC&CC=US&NR=2015347639A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BARANSI AKRAM</creatorcontrib><creatorcontrib>ZAJAC MICHAEL</creatorcontrib><creatorcontrib>ANDRAUS ZAHER</creatorcontrib><title>SEQUENTIAL NON-DETERMINISTIC DETECTION IN HARDWARE DESIGN</title><description>The use of X's in RTL design is widely common for improving synthesis results and, in some cases, verification effectiveness. However, it has certain implications on verification completeness. Human design error or flawed synthesis may lead to undesirable non-determinism on design outputs, not always detected consistently by simulators. This disclosure presents a framework for formalizing observable behavior on digital design output, and a proof methodology for detecting non-determinism or proving correctness with respect to observable X, using a model checker.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAMdg0MdfUL8XT0UfDz99N1cQ1xDfL19PMMDvF0VgDxnEM8_f0UPP0UPByDXMIdg1yBosGe7n48DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwNDU2MTczNjS0dCYOFUAS2cp6Q</recordid><startdate>20151203</startdate><enddate>20151203</enddate><creator>BARANSI AKRAM</creator><creator>ZAJAC MICHAEL</creator><creator>ANDRAUS ZAHER</creator><scope>EVB</scope></search><sort><creationdate>20151203</creationdate><title>SEQUENTIAL NON-DETERMINISTIC DETECTION IN HARDWARE DESIGN</title><author>BARANSI AKRAM ; ZAJAC MICHAEL ; ANDRAUS ZAHER</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015347639A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BARANSI AKRAM</creatorcontrib><creatorcontrib>ZAJAC MICHAEL</creatorcontrib><creatorcontrib>ANDRAUS ZAHER</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BARANSI AKRAM</au><au>ZAJAC MICHAEL</au><au>ANDRAUS ZAHER</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEQUENTIAL NON-DETERMINISTIC DETECTION IN HARDWARE DESIGN</title><date>2015-12-03</date><risdate>2015</risdate><abstract>The use of X's in RTL design is widely common for improving synthesis results and, in some cases, verification effectiveness. However, it has certain implications on verification completeness. Human design error or flawed synthesis may lead to undesirable non-determinism on design outputs, not always detected consistently by simulators. This disclosure presents a framework for formalizing observable behavior on digital design output, and a proof methodology for detecting non-determinism or proving correctness with respect to observable X, using a model checker.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2015347639A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | SEQUENTIAL NON-DETERMINISTIC DETECTION IN HARDWARE DESIGN |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T03%3A46%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BARANSI%20AKRAM&rft.date=2015-12-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015347639A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |