PROGRAMMABLE CONTROLLER
A programmable controller includes multiple interface circuitry modules and multiple CPU modules. An interface circuitry module of the interface circuitry modules transmits potential signal having electric potential state of different electric potential states to a CPU module of the CPU modules, the...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | OHSAWA KAZUMASA KUDO MASAOMI |
| description | A programmable controller includes multiple interface circuitry modules and multiple CPU modules. An interface circuitry module of the interface circuitry modules transmits potential signal having electric potential state of different electric potential states to a CPU module of the CPU modules, the CPU module is connectable to a second CPU module of the CPU modules and includes a CPU which performs arithmetic processing and a memory that stores discrimination and definition information, the discrimination information includes binarized information indicating whether the CPU in the CPU module is main or sub CPU, the first discrimination information is set based on the electric potential state of the potential signal input into the CPU module from the interface circuitry module to which the CPU module is connected, and the definition information includes setting information indicating whether the CPU in the CPU module is set in advance as the main CPU or sub CPU. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015253756A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015253756A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015253756A13</originalsourceid><addsrcrecordid>eNrjZBAPCPJ3D3L09XV08nFVcPb3Cwny9_FxDeJhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhqZGpsbmpmaOhsbEqQIAZ4oglw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PROGRAMMABLE CONTROLLER</title><source>esp@cenet</source><creator>OHSAWA KAZUMASA ; KUDO MASAOMI</creator><creatorcontrib>OHSAWA KAZUMASA ; KUDO MASAOMI</creatorcontrib><description>A programmable controller includes multiple interface circuitry modules and multiple CPU modules. An interface circuitry module of the interface circuitry modules transmits potential signal having electric potential state of different electric potential states to a CPU module of the CPU modules, the CPU module is connectable to a second CPU module of the CPU modules and includes a CPU which performs arithmetic processing and a memory that stores discrimination and definition information, the discrimination information includes binarized information indicating whether the CPU in the CPU module is main or sub CPU, the first discrimination information is set based on the electric potential state of the potential signal input into the CPU module from the interface circuitry module to which the CPU module is connected, and the definition information includes setting information indicating whether the CPU in the CPU module is set in advance as the main CPU or sub CPU.</description><language>eng</language><subject>CONTROL OR REGULATING SYSTEMS IN GENERAL ; CONTROLLING ; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS ; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS ; PHYSICS ; REGULATING</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150910&DB=EPODOC&CC=US&NR=2015253756A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150910&DB=EPODOC&CC=US&NR=2015253756A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>OHSAWA KAZUMASA</creatorcontrib><creatorcontrib>KUDO MASAOMI</creatorcontrib><title>PROGRAMMABLE CONTROLLER</title><description>A programmable controller includes multiple interface circuitry modules and multiple CPU modules. An interface circuitry module of the interface circuitry modules transmits potential signal having electric potential state of different electric potential states to a CPU module of the CPU modules, the CPU module is connectable to a second CPU module of the CPU modules and includes a CPU which performs arithmetic processing and a memory that stores discrimination and definition information, the discrimination information includes binarized information indicating whether the CPU in the CPU module is main or sub CPU, the first discrimination information is set based on the electric potential state of the potential signal input into the CPU module from the interface circuitry module to which the CPU module is connected, and the definition information includes setting information indicating whether the CPU in the CPU module is set in advance as the main CPU or sub CPU.</description><subject>CONTROL OR REGULATING SYSTEMS IN GENERAL</subject><subject>CONTROLLING</subject><subject>FUNCTIONAL ELEMENTS OF SUCH SYSTEMS</subject><subject>MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS</subject><subject>PHYSICS</subject><subject>REGULATING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBAPCPJ3D3L09XV08nFVcPb3Cwny9_FxDeJhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhqZGpsbmpmaOhsbEqQIAZ4oglw</recordid><startdate>20150910</startdate><enddate>20150910</enddate><creator>OHSAWA KAZUMASA</creator><creator>KUDO MASAOMI</creator><scope>EVB</scope></search><sort><creationdate>20150910</creationdate><title>PROGRAMMABLE CONTROLLER</title><author>OHSAWA KAZUMASA ; KUDO MASAOMI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015253756A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>CONTROL OR REGULATING SYSTEMS IN GENERAL</topic><topic>CONTROLLING</topic><topic>FUNCTIONAL ELEMENTS OF SUCH SYSTEMS</topic><topic>MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS</topic><topic>PHYSICS</topic><topic>REGULATING</topic><toplevel>online_resources</toplevel><creatorcontrib>OHSAWA KAZUMASA</creatorcontrib><creatorcontrib>KUDO MASAOMI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>OHSAWA KAZUMASA</au><au>KUDO MASAOMI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PROGRAMMABLE CONTROLLER</title><date>2015-09-10</date><risdate>2015</risdate><abstract>A programmable controller includes multiple interface circuitry modules and multiple CPU modules. An interface circuitry module of the interface circuitry modules transmits potential signal having electric potential state of different electric potential states to a CPU module of the CPU modules, the CPU module is connectable to a second CPU module of the CPU modules and includes a CPU which performs arithmetic processing and a memory that stores discrimination and definition information, the discrimination information includes binarized information indicating whether the CPU in the CPU module is main or sub CPU, the first discrimination information is set based on the electric potential state of the potential signal input into the CPU module from the interface circuitry module to which the CPU module is connected, and the definition information includes setting information indicating whether the CPU in the CPU module is set in advance as the main CPU or sub CPU.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2015253756A1 |
| source | esp@cenet |
| subjects | CONTROL OR REGULATING SYSTEMS IN GENERAL CONTROLLING FUNCTIONAL ELEMENTS OF SUCH SYSTEMS MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS ORELEMENTS PHYSICS REGULATING |
| title | PROGRAMMABLE CONTROLLER |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T07%3A05%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=OHSAWA%20KAZUMASA&rft.date=2015-09-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015253756A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |