WIRING STRUCTURE FOR TRENCH FUSE COMPONENT WITH METHODS OF FABRICATION

The present disclosure generally relates to a wiring structure for a fuse component and corresponding methods of fabrication. A wiring structure for a fuse component according to the present disclosure can include: a first electrical terminal embedded within a doped conductive layer, the doped condu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: IYER SUBRAMANIAN S, MACIEJEWSKI EDWARD P, PEI CHENGWEN, KIRIHATA TOSHIAKI, WEHELLA-GAMAGE DEEPAL U
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator IYER SUBRAMANIAN S
MACIEJEWSKI EDWARD P
PEI CHENGWEN
KIRIHATA TOSHIAKI
WEHELLA-GAMAGE DEEPAL U
description The present disclosure generally relates to a wiring structure for a fuse component and corresponding methods of fabrication. A wiring structure for a fuse component according to the present disclosure can include: a first electrical terminal embedded within a doped conductive layer, the doped conductive layer being positioned between two insulator layers of an integrated circuit (IC) structure; a dielectric liner positioned between the first electrical terminal and the doped conductive layer; a second electrical terminal embedded within the doped conductive layer; wherein each of the first electrical terminal and the second electrical terminal are further embedded in one of the two insulator layers, and the dielectric liner is configured to degrade upon becoming electrically charged.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015235945A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015235945A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015235945A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w4GzYFs7dIzxzmRoTi4XOpYicRIt1P_HxQ9westbGxqChHiFpJKdZkEgFlDB6DxQTgiO-xtHjApDUA89qudLAiYge5bgrAaOW7N6TM-l7H5uzJ5QnT-U-T2WZZ7u5VU-Y071sWrrpu1Ora2a_9YXhdgtgg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>WIRING STRUCTURE FOR TRENCH FUSE COMPONENT WITH METHODS OF FABRICATION</title><source>esp@cenet</source><creator>IYER SUBRAMANIAN S ; MACIEJEWSKI EDWARD P ; PEI CHENGWEN ; KIRIHATA TOSHIAKI ; WEHELLA-GAMAGE DEEPAL U</creator><creatorcontrib>IYER SUBRAMANIAN S ; MACIEJEWSKI EDWARD P ; PEI CHENGWEN ; KIRIHATA TOSHIAKI ; WEHELLA-GAMAGE DEEPAL U</creatorcontrib><description>The present disclosure generally relates to a wiring structure for a fuse component and corresponding methods of fabrication. A wiring structure for a fuse component according to the present disclosure can include: a first electrical terminal embedded within a doped conductive layer, the doped conductive layer being positioned between two insulator layers of an integrated circuit (IC) structure; a dielectric liner positioned between the first electrical terminal and the doped conductive layer; a second electrical terminal embedded within the doped conductive layer; wherein each of the first electrical terminal and the second electrical terminal are further embedded in one of the two insulator layers, and the dielectric liner is configured to degrade upon becoming electrically charged.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150820&amp;DB=EPODOC&amp;CC=US&amp;NR=2015235945A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150820&amp;DB=EPODOC&amp;CC=US&amp;NR=2015235945A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>IYER SUBRAMANIAN S</creatorcontrib><creatorcontrib>MACIEJEWSKI EDWARD P</creatorcontrib><creatorcontrib>PEI CHENGWEN</creatorcontrib><creatorcontrib>KIRIHATA TOSHIAKI</creatorcontrib><creatorcontrib>WEHELLA-GAMAGE DEEPAL U</creatorcontrib><title>WIRING STRUCTURE FOR TRENCH FUSE COMPONENT WITH METHODS OF FABRICATION</title><description>The present disclosure generally relates to a wiring structure for a fuse component and corresponding methods of fabrication. A wiring structure for a fuse component according to the present disclosure can include: a first electrical terminal embedded within a doped conductive layer, the doped conductive layer being positioned between two insulator layers of an integrated circuit (IC) structure; a dielectric liner positioned between the first electrical terminal and the doped conductive layer; a second electrical terminal embedded within the doped conductive layer; wherein each of the first electrical terminal and the second electrical terminal are further embedded in one of the two insulator layers, and the dielectric liner is configured to degrade upon becoming electrically charged.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w4GzYFs7dIzxzmRoTi4XOpYicRIt1P_HxQ9westbGxqChHiFpJKdZkEgFlDB6DxQTgiO-xtHjApDUA89qudLAiYge5bgrAaOW7N6TM-l7H5uzJ5QnT-U-T2WZZ7u5VU-Y071sWrrpu1Ora2a_9YXhdgtgg</recordid><startdate>20150820</startdate><enddate>20150820</enddate><creator>IYER SUBRAMANIAN S</creator><creator>MACIEJEWSKI EDWARD P</creator><creator>PEI CHENGWEN</creator><creator>KIRIHATA TOSHIAKI</creator><creator>WEHELLA-GAMAGE DEEPAL U</creator><scope>EVB</scope></search><sort><creationdate>20150820</creationdate><title>WIRING STRUCTURE FOR TRENCH FUSE COMPONENT WITH METHODS OF FABRICATION</title><author>IYER SUBRAMANIAN S ; MACIEJEWSKI EDWARD P ; PEI CHENGWEN ; KIRIHATA TOSHIAKI ; WEHELLA-GAMAGE DEEPAL U</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015235945A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>IYER SUBRAMANIAN S</creatorcontrib><creatorcontrib>MACIEJEWSKI EDWARD P</creatorcontrib><creatorcontrib>PEI CHENGWEN</creatorcontrib><creatorcontrib>KIRIHATA TOSHIAKI</creatorcontrib><creatorcontrib>WEHELLA-GAMAGE DEEPAL U</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>IYER SUBRAMANIAN S</au><au>MACIEJEWSKI EDWARD P</au><au>PEI CHENGWEN</au><au>KIRIHATA TOSHIAKI</au><au>WEHELLA-GAMAGE DEEPAL U</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>WIRING STRUCTURE FOR TRENCH FUSE COMPONENT WITH METHODS OF FABRICATION</title><date>2015-08-20</date><risdate>2015</risdate><abstract>The present disclosure generally relates to a wiring structure for a fuse component and corresponding methods of fabrication. A wiring structure for a fuse component according to the present disclosure can include: a first electrical terminal embedded within a doped conductive layer, the doped conductive layer being positioned between two insulator layers of an integrated circuit (IC) structure; a dielectric liner positioned between the first electrical terminal and the doped conductive layer; a second electrical terminal embedded within the doped conductive layer; wherein each of the first electrical terminal and the second electrical terminal are further embedded in one of the two insulator layers, and the dielectric liner is configured to degrade upon becoming electrically charged.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2015235945A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title WIRING STRUCTURE FOR TRENCH FUSE COMPONENT WITH METHODS OF FABRICATION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T13%3A41%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=IYER%20SUBRAMANIAN%20S&rft.date=2015-08-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015235945A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true