IMPLEMENTING SIMULTANEOUS READ AND WRITE OPERATIONS UTILIZING DUAL PORT DRAM

A method, system and memory controller are provided for implementing simultaneous read and write operations in a memory subsystem utilizing a dual port Dynamic Random Access Memory (DRAM) configuration. A DRAM includes a first partition and a second partition. A memory controller determines if memor...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SABROWSKI JEFFREY A, SETHURAMAN SARAVANAN, CORDERO EDGAR R, HENDERSON JOAB D, SAETOW ANUWAT, FERNANDEZ CARLOS A
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SABROWSKI JEFFREY A
SETHURAMAN SARAVANAN
CORDERO EDGAR R
HENDERSON JOAB D
SAETOW ANUWAT
FERNANDEZ CARLOS A
description A method, system and memory controller are provided for implementing simultaneous read and write operations in a memory subsystem utilizing a dual port Dynamic Random Access Memory (DRAM) configuration. A DRAM includes a first partition and a second partition. A memory controller determines if memory requirements are above or below a usage threshold. If the memory requirements are below the usage threshold, the memory is partitioned into a read buffer and a write buffer, with writes going to the write buffer and reads coming from the read buffer, data being transferred from the write buffer to the read buffer through an Error Correction Code (ECC) engine. If the memory requirements are above the usage threshold, the entire memory is used for reads and writes.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015213854A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015213854A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015213854A13</originalsourceid><addsrcrecordid>eNqNyz0KAjEQQOE0FqLeYcBaMLsu2A5m1IH8kUwQbJZFYiW6sN4fETyA1Wu-N1eWXbTkyAv7E2R2xQp6CiVDIjSA3sAlsRCESAmFg89QhC1fv4MpaCGGJGASuqWa3YfHVFe_LtT6SHI4b-r46us0Drf6rO--5Garu0a3-26Huv1PfQCscS9D</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>IMPLEMENTING SIMULTANEOUS READ AND WRITE OPERATIONS UTILIZING DUAL PORT DRAM</title><source>esp@cenet</source><creator>SABROWSKI JEFFREY A ; SETHURAMAN SARAVANAN ; CORDERO EDGAR R ; HENDERSON JOAB D ; SAETOW ANUWAT ; FERNANDEZ CARLOS A</creator><creatorcontrib>SABROWSKI JEFFREY A ; SETHURAMAN SARAVANAN ; CORDERO EDGAR R ; HENDERSON JOAB D ; SAETOW ANUWAT ; FERNANDEZ CARLOS A</creatorcontrib><description>A method, system and memory controller are provided for implementing simultaneous read and write operations in a memory subsystem utilizing a dual port Dynamic Random Access Memory (DRAM) configuration. A DRAM includes a first partition and a second partition. A memory controller determines if memory requirements are above or below a usage threshold. If the memory requirements are below the usage threshold, the memory is partitioned into a read buffer and a write buffer, with writes going to the write buffer and reads coming from the read buffer, data being transferred from the write buffer to the read buffer through an Error Correction Code (ECC) engine. If the memory requirements are above the usage threshold, the entire memory is used for reads and writes.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150730&amp;DB=EPODOC&amp;CC=US&amp;NR=2015213854A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20150730&amp;DB=EPODOC&amp;CC=US&amp;NR=2015213854A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SABROWSKI JEFFREY A</creatorcontrib><creatorcontrib>SETHURAMAN SARAVANAN</creatorcontrib><creatorcontrib>CORDERO EDGAR R</creatorcontrib><creatorcontrib>HENDERSON JOAB D</creatorcontrib><creatorcontrib>SAETOW ANUWAT</creatorcontrib><creatorcontrib>FERNANDEZ CARLOS A</creatorcontrib><title>IMPLEMENTING SIMULTANEOUS READ AND WRITE OPERATIONS UTILIZING DUAL PORT DRAM</title><description>A method, system and memory controller are provided for implementing simultaneous read and write operations in a memory subsystem utilizing a dual port Dynamic Random Access Memory (DRAM) configuration. A DRAM includes a first partition and a second partition. A memory controller determines if memory requirements are above or below a usage threshold. If the memory requirements are below the usage threshold, the memory is partitioned into a read buffer and a write buffer, with writes going to the write buffer and reads coming from the read buffer, data being transferred from the write buffer to the read buffer through an Error Correction Code (ECC) engine. If the memory requirements are above the usage threshold, the entire memory is used for reads and writes.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyz0KAjEQQOE0FqLeYcBaMLsu2A5m1IH8kUwQbJZFYiW6sN4fETyA1Wu-N1eWXbTkyAv7E2R2xQp6CiVDIjSA3sAlsRCESAmFg89QhC1fv4MpaCGGJGASuqWa3YfHVFe_LtT6SHI4b-r46us0Drf6rO--5Garu0a3-26Huv1PfQCscS9D</recordid><startdate>20150730</startdate><enddate>20150730</enddate><creator>SABROWSKI JEFFREY A</creator><creator>SETHURAMAN SARAVANAN</creator><creator>CORDERO EDGAR R</creator><creator>HENDERSON JOAB D</creator><creator>SAETOW ANUWAT</creator><creator>FERNANDEZ CARLOS A</creator><scope>EVB</scope></search><sort><creationdate>20150730</creationdate><title>IMPLEMENTING SIMULTANEOUS READ AND WRITE OPERATIONS UTILIZING DUAL PORT DRAM</title><author>SABROWSKI JEFFREY A ; SETHURAMAN SARAVANAN ; CORDERO EDGAR R ; HENDERSON JOAB D ; SAETOW ANUWAT ; FERNANDEZ CARLOS A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015213854A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>SABROWSKI JEFFREY A</creatorcontrib><creatorcontrib>SETHURAMAN SARAVANAN</creatorcontrib><creatorcontrib>CORDERO EDGAR R</creatorcontrib><creatorcontrib>HENDERSON JOAB D</creatorcontrib><creatorcontrib>SAETOW ANUWAT</creatorcontrib><creatorcontrib>FERNANDEZ CARLOS A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SABROWSKI JEFFREY A</au><au>SETHURAMAN SARAVANAN</au><au>CORDERO EDGAR R</au><au>HENDERSON JOAB D</au><au>SAETOW ANUWAT</au><au>FERNANDEZ CARLOS A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>IMPLEMENTING SIMULTANEOUS READ AND WRITE OPERATIONS UTILIZING DUAL PORT DRAM</title><date>2015-07-30</date><risdate>2015</risdate><abstract>A method, system and memory controller are provided for implementing simultaneous read and write operations in a memory subsystem utilizing a dual port Dynamic Random Access Memory (DRAM) configuration. A DRAM includes a first partition and a second partition. A memory controller determines if memory requirements are above or below a usage threshold. If the memory requirements are below the usage threshold, the memory is partitioned into a read buffer and a write buffer, with writes going to the write buffer and reads coming from the read buffer, data being transferred from the write buffer to the read buffer through an Error Correction Code (ECC) engine. If the memory requirements are above the usage threshold, the entire memory is used for reads and writes.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2015213854A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
title IMPLEMENTING SIMULTANEOUS READ AND WRITE OPERATIONS UTILIZING DUAL PORT DRAM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-11T11%3A56%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SABROWSKI%20JEFFREY%20A&rft.date=2015-07-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015213854A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true