MECHANISM FOR FORMING METAL GATE STRUCTURE
Embodiments of mechanisms for forming a semiconductor device are provided. The semiconductor device includes a semiconductor substrate. A source region and a drain region are formed in the semiconductor substrate, and metal silicide regions are formed in the source region and the drain region, respe...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | CHANG CHIA-DER WANG TIENUN LO CHIA-PING YANG FU-KAI WANG MEI-YUN HSU HUNGANG LO YIUN CHI GUOIANG |
description | Embodiments of mechanisms for forming a semiconductor device are provided. The semiconductor device includes a semiconductor substrate. A source region and a drain region are formed in the semiconductor substrate, and metal silicide regions are formed in the source region and the drain region, respectively. The semiconductor device further includes a metal gate stack formed over the semiconductor substrate and between the source region and the drain region. The semiconductor device also includes an insulating layer formed over the semiconductor substrate and surrounding the metal gate stack, wherein the insulating layer has contact openings exposing the metal silicide regions, respectively. The semiconductor device includes a dielectric spacer liner layer formed over inner walls of the contact openings, wherein the whole of the dielectric spacer liner layer is right above the metal silicide regions. The semiconductor device includes contact plugs formed in the contact openings. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015115335A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015115335A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015115335A13</originalsourceid><addsrcrecordid>eNrjZNDydXX2cPTzDPZVcPMPAmFfTz93BV_XEEcfBXfHEFeF4JCgUOeQ0CBXHgbWtMSc4lReKM3NoOzmGuLsoZtakB-fWlyQmJyal1oSHxpsZGBoamhoamxs6mhoTJwqAODgJYw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MECHANISM FOR FORMING METAL GATE STRUCTURE</title><source>esp@cenet</source><creator>CHANG CHIA-DER ; WANG TIENUN ; LO CHIA-PING ; YANG FU-KAI ; WANG MEI-YUN ; HSU HUNGANG ; LO YIUN ; CHI GUOIANG</creator><creatorcontrib>CHANG CHIA-DER ; WANG TIENUN ; LO CHIA-PING ; YANG FU-KAI ; WANG MEI-YUN ; HSU HUNGANG ; LO YIUN ; CHI GUOIANG</creatorcontrib><description>Embodiments of mechanisms for forming a semiconductor device are provided. The semiconductor device includes a semiconductor substrate. A source region and a drain region are formed in the semiconductor substrate, and metal silicide regions are formed in the source region and the drain region, respectively. The semiconductor device further includes a metal gate stack formed over the semiconductor substrate and between the source region and the drain region. The semiconductor device also includes an insulating layer formed over the semiconductor substrate and surrounding the metal gate stack, wherein the insulating layer has contact openings exposing the metal silicide regions, respectively. The semiconductor device includes a dielectric spacer liner layer formed over inner walls of the contact openings, wherein the whole of the dielectric spacer liner layer is right above the metal silicide regions. The semiconductor device includes contact plugs formed in the contact openings.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150430&DB=EPODOC&CC=US&NR=2015115335A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150430&DB=EPODOC&CC=US&NR=2015115335A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHANG CHIA-DER</creatorcontrib><creatorcontrib>WANG TIENUN</creatorcontrib><creatorcontrib>LO CHIA-PING</creatorcontrib><creatorcontrib>YANG FU-KAI</creatorcontrib><creatorcontrib>WANG MEI-YUN</creatorcontrib><creatorcontrib>HSU HUNGANG</creatorcontrib><creatorcontrib>LO YIUN</creatorcontrib><creatorcontrib>CHI GUOIANG</creatorcontrib><title>MECHANISM FOR FORMING METAL GATE STRUCTURE</title><description>Embodiments of mechanisms for forming a semiconductor device are provided. The semiconductor device includes a semiconductor substrate. A source region and a drain region are formed in the semiconductor substrate, and metal silicide regions are formed in the source region and the drain region, respectively. The semiconductor device further includes a metal gate stack formed over the semiconductor substrate and between the source region and the drain region. The semiconductor device also includes an insulating layer formed over the semiconductor substrate and surrounding the metal gate stack, wherein the insulating layer has contact openings exposing the metal silicide regions, respectively. The semiconductor device includes a dielectric spacer liner layer formed over inner walls of the contact openings, wherein the whole of the dielectric spacer liner layer is right above the metal silicide regions. The semiconductor device includes contact plugs formed in the contact openings.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDydXX2cPTzDPZVcPMPAmFfTz93BV_XEEcfBXfHEFeF4JCgUOeQ0CBXHgbWtMSc4lReKM3NoOzmGuLsoZtakB-fWlyQmJyal1oSHxpsZGBoamhoamxs6mhoTJwqAODgJYw</recordid><startdate>20150430</startdate><enddate>20150430</enddate><creator>CHANG CHIA-DER</creator><creator>WANG TIENUN</creator><creator>LO CHIA-PING</creator><creator>YANG FU-KAI</creator><creator>WANG MEI-YUN</creator><creator>HSU HUNGANG</creator><creator>LO YIUN</creator><creator>CHI GUOIANG</creator><scope>EVB</scope></search><sort><creationdate>20150430</creationdate><title>MECHANISM FOR FORMING METAL GATE STRUCTURE</title><author>CHANG CHIA-DER ; WANG TIENUN ; LO CHIA-PING ; YANG FU-KAI ; WANG MEI-YUN ; HSU HUNGANG ; LO YIUN ; CHI GUOIANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015115335A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHANG CHIA-DER</creatorcontrib><creatorcontrib>WANG TIENUN</creatorcontrib><creatorcontrib>LO CHIA-PING</creatorcontrib><creatorcontrib>YANG FU-KAI</creatorcontrib><creatorcontrib>WANG MEI-YUN</creatorcontrib><creatorcontrib>HSU HUNGANG</creatorcontrib><creatorcontrib>LO YIUN</creatorcontrib><creatorcontrib>CHI GUOIANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHANG CHIA-DER</au><au>WANG TIENUN</au><au>LO CHIA-PING</au><au>YANG FU-KAI</au><au>WANG MEI-YUN</au><au>HSU HUNGANG</au><au>LO YIUN</au><au>CHI GUOIANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MECHANISM FOR FORMING METAL GATE STRUCTURE</title><date>2015-04-30</date><risdate>2015</risdate><abstract>Embodiments of mechanisms for forming a semiconductor device are provided. The semiconductor device includes a semiconductor substrate. A source region and a drain region are formed in the semiconductor substrate, and metal silicide regions are formed in the source region and the drain region, respectively. The semiconductor device further includes a metal gate stack formed over the semiconductor substrate and between the source region and the drain region. The semiconductor device also includes an insulating layer formed over the semiconductor substrate and surrounding the metal gate stack, wherein the insulating layer has contact openings exposing the metal silicide regions, respectively. The semiconductor device includes a dielectric spacer liner layer formed over inner walls of the contact openings, wherein the whole of the dielectric spacer liner layer is right above the metal silicide regions. The semiconductor device includes contact plugs formed in the contact openings.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2015115335A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | MECHANISM FOR FORMING METAL GATE STRUCTURE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T06%3A53%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHANG%20CHIA-DER&rft.date=2015-04-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015115335A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |