ELECTRONIC CIRCUIT HAVING SERIAL LATCH SCAN CHAINS
The invention relates to an electronic circuit (10) having one or more latch scan chains (12), the electronic circuit (10) comprising (i) a built-in test structure (14); (ii) generation means (16) for simultaneously generating scan-in data for each of said scan chains (12); (iii) interception means...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | KOENIG ANDREAS GLOEKLER TILMAN LICHTENAU CEDRIC KUENZER JENS |
| description | The invention relates to an electronic circuit (10) having one or more latch scan chains (12), the electronic circuit (10) comprising (i) a built-in test structure (14); (ii) generation means (16) for simultaneously generating scan-in data for each of said scan chains (12); (iii) interception means (18) for simultaneously intercepting test lines (20) of said scan chains (12), said test lines (20) comprising scan-in lines (22) and/or control lines (24). Said interception means (18) are responsive to said generation means (16) in order to simultaneously feed the generated scan-in data into each of said scan chains (12) for initializing the electronic circuit (10). The invention further relates to a method for initializing an electronic circuit (10), as well as a data processing system (210) for initializing an electronic circuit (10). |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015113346A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015113346A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015113346A13</originalsourceid><addsrcrecordid>eNrjZDBy9XF1Dgny9_N0VnD2DHIO9QxR8HAM8_RzVwh2DfJ09FHwcQxx9lAIdnb0U3D2cPT0C-ZhYE1LzClO5YXS3AzKbq5ANbqpBfnxqcUFicmpeakl8aHBRgaGpoaGxsYmZo6GxsSpAgD-2CeA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ELECTRONIC CIRCUIT HAVING SERIAL LATCH SCAN CHAINS</title><source>esp@cenet</source><creator>KOENIG ANDREAS ; GLOEKLER TILMAN ; LICHTENAU CEDRIC ; KUENZER JENS</creator><creatorcontrib>KOENIG ANDREAS ; GLOEKLER TILMAN ; LICHTENAU CEDRIC ; KUENZER JENS</creatorcontrib><description>The invention relates to an electronic circuit (10) having one or more latch scan chains (12), the electronic circuit (10) comprising (i) a built-in test structure (14); (ii) generation means (16) for simultaneously generating scan-in data for each of said scan chains (12); (iii) interception means (18) for simultaneously intercepting test lines (20) of said scan chains (12), said test lines (20) comprising scan-in lines (22) and/or control lines (24). Said interception means (18) are responsive to said generation means (16) in order to simultaneously feed the generated scan-in data into each of said scan chains (12) for initializing the electronic circuit (10). The invention further relates to a method for initializing an electronic circuit (10), as well as a data processing system (210) for initializing an electronic circuit (10).</description><language>eng</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150423&DB=EPODOC&CC=US&NR=2015113346A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150423&DB=EPODOC&CC=US&NR=2015113346A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KOENIG ANDREAS</creatorcontrib><creatorcontrib>GLOEKLER TILMAN</creatorcontrib><creatorcontrib>LICHTENAU CEDRIC</creatorcontrib><creatorcontrib>KUENZER JENS</creatorcontrib><title>ELECTRONIC CIRCUIT HAVING SERIAL LATCH SCAN CHAINS</title><description>The invention relates to an electronic circuit (10) having one or more latch scan chains (12), the electronic circuit (10) comprising (i) a built-in test structure (14); (ii) generation means (16) for simultaneously generating scan-in data for each of said scan chains (12); (iii) interception means (18) for simultaneously intercepting test lines (20) of said scan chains (12), said test lines (20) comprising scan-in lines (22) and/or control lines (24). Said interception means (18) are responsive to said generation means (16) in order to simultaneously feed the generated scan-in data into each of said scan chains (12) for initializing the electronic circuit (10). The invention further relates to a method for initializing an electronic circuit (10), as well as a data processing system (210) for initializing an electronic circuit (10).</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBy9XF1Dgny9_N0VnD2DHIO9QxR8HAM8_RzVwh2DfJ09FHwcQxx9lAIdnb0U3D2cPT0C-ZhYE1LzClO5YXS3AzKbq5ANbqpBfnxqcUFicmpeakl8aHBRgaGpoaGxsYmZo6GxsSpAgD-2CeA</recordid><startdate>20150423</startdate><enddate>20150423</enddate><creator>KOENIG ANDREAS</creator><creator>GLOEKLER TILMAN</creator><creator>LICHTENAU CEDRIC</creator><creator>KUENZER JENS</creator><scope>EVB</scope></search><sort><creationdate>20150423</creationdate><title>ELECTRONIC CIRCUIT HAVING SERIAL LATCH SCAN CHAINS</title><author>KOENIG ANDREAS ; GLOEKLER TILMAN ; LICHTENAU CEDRIC ; KUENZER JENS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015113346A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>KOENIG ANDREAS</creatorcontrib><creatorcontrib>GLOEKLER TILMAN</creatorcontrib><creatorcontrib>LICHTENAU CEDRIC</creatorcontrib><creatorcontrib>KUENZER JENS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KOENIG ANDREAS</au><au>GLOEKLER TILMAN</au><au>LICHTENAU CEDRIC</au><au>KUENZER JENS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ELECTRONIC CIRCUIT HAVING SERIAL LATCH SCAN CHAINS</title><date>2015-04-23</date><risdate>2015</risdate><abstract>The invention relates to an electronic circuit (10) having one or more latch scan chains (12), the electronic circuit (10) comprising (i) a built-in test structure (14); (ii) generation means (16) for simultaneously generating scan-in data for each of said scan chains (12); (iii) interception means (18) for simultaneously intercepting test lines (20) of said scan chains (12), said test lines (20) comprising scan-in lines (22) and/or control lines (24). Said interception means (18) are responsive to said generation means (16) in order to simultaneously feed the generated scan-in data into each of said scan chains (12) for initializing the electronic circuit (10). The invention further relates to a method for initializing an electronic circuit (10), as well as a data processing system (210) for initializing an electronic circuit (10).</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2015113346A1 |
| source | esp@cenet |
| subjects | MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING |
| title | ELECTRONIC CIRCUIT HAVING SERIAL LATCH SCAN CHAINS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T22%3A10%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KOENIG%20ANDREAS&rft.date=2015-04-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015113346A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |