METHOD FOR ARRANGING AND WIRING RECONFIGURABLE SEMICONDUCTOR DEVICE, PROGRAM THEREFOR, AND ARRANGING AND WIRING APPARATUS

An arrangement and wiring method of a reconfigurable semiconductor device, including: generating a net list based on a circuit description in which a circuit configuration is described; extracting a sequential circuit data set which is to be scanned from the net list; generating a first truth value...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	SATOU MASAYUKI
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	SATOU MASAYUKI
description	An arrangement and wiring method of a reconfigurable semiconductor device, including: generating a net list based on a circuit description in which a circuit configuration is described; extracting a sequential circuit data set which is to be scanned from the net list; generating a first truth value table data set so as to write into a first set among plurality of memory cell units from the sequential circuit data set which is to be scanned; and generating a second truth value table data set so as to write into a second set among the plurality of memory cell units from a combination logic circuit data set of the net list.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015095860A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015095860A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015095860A13</originalsourceid><addsrcrecordid>eNqNjLEKwjAURbs4iPoPD1wrtEqLjs_kNQ3YpLwmOpYicRIt1MW_t4qjg9O9XM490-hZkSuthMIyIDMapY0CNBJOmt-VSVhTaOUZ9weChio9DtILNz4kHbWgGGq2irECVxLTqIo_hp8-rGtkdL6ZR5NLdx3C4puzaFmQE-Uq9Pc2DH13DrfwaH2zTtIs2WXbPMF08x_1Aq9bOyY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR ARRANGING AND WIRING RECONFIGURABLE SEMICONDUCTOR DEVICE, PROGRAM THEREFOR, AND ARRANGING AND WIRING APPARATUS</title><source>esp@cenet</source><creator>SATOU MASAYUKI</creator><creatorcontrib>SATOU MASAYUKI</creatorcontrib><description>An arrangement and wiring method of a reconfigurable semiconductor device, including: generating a net list based on a circuit description in which a circuit configuration is described; extracting a sequential circuit data set which is to be scanned from the net list; generating a first truth value table data set so as to write into a first set among plurality of memory cell units from the sequential circuit data set which is to be scanned; and generating a second truth value table data set so as to write into a second set among the plurality of memory cell units from a combination logic circuit data set of the net list.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150402&DB=EPODOC&CC=US&NR=2015095860A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150402&DB=EPODOC&CC=US&NR=2015095860A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SATOU MASAYUKI</creatorcontrib><title>METHOD FOR ARRANGING AND WIRING RECONFIGURABLE SEMICONDUCTOR DEVICE, PROGRAM THEREFOR, AND ARRANGING AND WIRING APPARATUS</title><description>An arrangement and wiring method of a reconfigurable semiconductor device, including: generating a net list based on a circuit description in which a circuit configuration is described; extracting a sequential circuit data set which is to be scanned from the net list; generating a first truth value table data set so as to write into a first set among plurality of memory cell units from the sequential circuit data set which is to be scanned; and generating a second truth value table data set so as to write into a second set among the plurality of memory cell units from a combination logic circuit data set of the net list.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEKwjAURbs4iPoPD1wrtEqLjs_kNQ3YpLwmOpYicRIt1MW_t4qjg9O9XM490-hZkSuthMIyIDMapY0CNBJOmt-VSVhTaOUZ9weChio9DtILNz4kHbWgGGq2irECVxLTqIo_hp8-rGtkdL6ZR5NLdx3C4puzaFmQE-Uq9Pc2DH13DrfwaH2zTtIs2WXbPMF08x_1Aq9bOyY</recordid><startdate>20150402</startdate><enddate>20150402</enddate><creator>SATOU MASAYUKI</creator><scope>EVB</scope></search><sort><creationdate>20150402</creationdate><title>METHOD FOR ARRANGING AND WIRING RECONFIGURABLE SEMICONDUCTOR DEVICE, PROGRAM THEREFOR, AND ARRANGING AND WIRING APPARATUS</title><author>SATOU MASAYUKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015095860A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SATOU MASAYUKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SATOU MASAYUKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR ARRANGING AND WIRING RECONFIGURABLE SEMICONDUCTOR DEVICE, PROGRAM THEREFOR, AND ARRANGING AND WIRING APPARATUS</title><date>2015-04-02</date><risdate>2015</risdate><abstract>An arrangement and wiring method of a reconfigurable semiconductor device, including: generating a net list based on a circuit description in which a circuit configuration is described; extracting a sequential circuit data set which is to be scanned from the net list; generating a first truth value table data set so as to write into a first set among plurality of memory cell units from the sequential circuit data set which is to be scanned; and generating a second truth value table data set so as to write into a second set among the plurality of memory cell units from a combination logic circuit data set of the net list.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2015095860A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	METHOD FOR ARRANGING AND WIRING RECONFIGURABLE SEMICONDUCTOR DEVICE, PROGRAM THEREFOR, AND ARRANGING AND WIRING APPARATUS
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T09%3A03%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SATOU%20MASAYUKI&rft.date=2015-04-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015095860A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true