DIRECT SNOOP INTERVENTION

A low latency cache intervention mechanism implements a snoop filter to dynamically select an intervener cache for a cache "hit" in a multiprocessor architecture of a computer system. The selection of the intervener is based on variables such as latency, topology, frequency, utilization, l...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	MCDONALD JOSEPH G, GANASAN JAYA PRAKASH SUBRAMANIAM, SPEIER THOMAS PHILIP, PANAVICH JASON LAWRENCE, TRUONG THUONG Q, ROBINSON ERIC F
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	MCDONALD JOSEPH G GANASAN JAYA PRAKASH SUBRAMANIAM SPEIER THOMAS PHILIP PANAVICH JASON LAWRENCE TRUONG THUONG Q ROBINSON ERIC F
description	A low latency cache intervention mechanism implements a snoop filter to dynamically select an intervener cache for a cache "hit" in a multiprocessor architecture of a computer system. The selection of the intervener is based on variables such as latency, topology, frequency, utilization, load, wear balance, and/or power state of the computer system.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015074357A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015074357A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015074357A13</originalsourceid><addsrcrecordid>eNrjZJB08QxydQ5RCPbz9w9Q8PQLcQ0Kc_UL8fT342FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGpgbmJsam5o6GxsSpAgCo7yEn</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DIRECT SNOOP INTERVENTION</title><source>esp@cenet</source><creator>MCDONALD JOSEPH G ; GANASAN JAYA PRAKASH SUBRAMANIAM ; SPEIER THOMAS PHILIP ; PANAVICH JASON LAWRENCE ; TRUONG THUONG Q ; ROBINSON ERIC F</creator><creatorcontrib>MCDONALD JOSEPH G ; GANASAN JAYA PRAKASH SUBRAMANIAM ; SPEIER THOMAS PHILIP ; PANAVICH JASON LAWRENCE ; TRUONG THUONG Q ; ROBINSON ERIC F</creatorcontrib><description>A low latency cache intervention mechanism implements a snoop filter to dynamically select an intervener cache for a cache "hit" in a multiprocessor architecture of a computer system. The selection of the intervener is based on variables such as latency, topology, frequency, utilization, load, wear balance, and/or power state of the computer system.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150312&DB=EPODOC&CC=US&NR=2015074357A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150312&DB=EPODOC&CC=US&NR=2015074357A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MCDONALD JOSEPH G</creatorcontrib><creatorcontrib>GANASAN JAYA PRAKASH SUBRAMANIAM</creatorcontrib><creatorcontrib>SPEIER THOMAS PHILIP</creatorcontrib><creatorcontrib>PANAVICH JASON LAWRENCE</creatorcontrib><creatorcontrib>TRUONG THUONG Q</creatorcontrib><creatorcontrib>ROBINSON ERIC F</creatorcontrib><title>DIRECT SNOOP INTERVENTION</title><description>A low latency cache intervention mechanism implements a snoop filter to dynamically select an intervener cache for a cache "hit" in a multiprocessor architecture of a computer system. The selection of the intervener is based on variables such as latency, topology, frequency, utilization, load, wear balance, and/or power state of the computer system.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJB08QxydQ5RCPbz9w9Q8PQLcQ0Kc_UL8fT342FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGpgbmJsam5o6GxsSpAgCo7yEn</recordid><startdate>20150312</startdate><enddate>20150312</enddate><creator>MCDONALD JOSEPH G</creator><creator>GANASAN JAYA PRAKASH SUBRAMANIAM</creator><creator>SPEIER THOMAS PHILIP</creator><creator>PANAVICH JASON LAWRENCE</creator><creator>TRUONG THUONG Q</creator><creator>ROBINSON ERIC F</creator><scope>EVB</scope></search><sort><creationdate>20150312</creationdate><title>DIRECT SNOOP INTERVENTION</title><author>MCDONALD JOSEPH G ; GANASAN JAYA PRAKASH SUBRAMANIAM ; SPEIER THOMAS PHILIP ; PANAVICH JASON LAWRENCE ; TRUONG THUONG Q ; ROBINSON ERIC F</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015074357A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MCDONALD JOSEPH G</creatorcontrib><creatorcontrib>GANASAN JAYA PRAKASH SUBRAMANIAM</creatorcontrib><creatorcontrib>SPEIER THOMAS PHILIP</creatorcontrib><creatorcontrib>PANAVICH JASON LAWRENCE</creatorcontrib><creatorcontrib>TRUONG THUONG Q</creatorcontrib><creatorcontrib>ROBINSON ERIC F</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MCDONALD JOSEPH G</au><au>GANASAN JAYA PRAKASH SUBRAMANIAM</au><au>SPEIER THOMAS PHILIP</au><au>PANAVICH JASON LAWRENCE</au><au>TRUONG THUONG Q</au><au>ROBINSON ERIC F</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DIRECT SNOOP INTERVENTION</title><date>2015-03-12</date><risdate>2015</risdate><abstract>A low latency cache intervention mechanism implements a snoop filter to dynamically select an intervener cache for a cache "hit" in a multiprocessor architecture of a computer system. The selection of the intervener is based on variables such as latency, topology, frequency, utilization, load, wear balance, and/or power state of the computer system.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2015074357A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	DIRECT SNOOP INTERVENTION
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T17%3A14%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MCDONALD%20JOSEPH%20G&rft.date=2015-03-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015074357A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true