PROTOTYPE AND EMULATION SYSTEM FOR MULTIPLE CUSTOM PROTOTYPE BOARDS

PROTOTYPE AND EMULATION SYSTEM FOR MULTIPLE CUSTOM PROTOTYPE BOARDS

A system for emulating a circuit design is presented. The system includes a host workstation coupled by an emulation interface to a field programmable gate array (FPGA) configured to emulate and verify the circuit design when the host workstation is invoked to verify the circuit design. The emulatio...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WANG MING-YANG, CHANG YINGTSAI, HSU YUIN, SHEI SWEYYAN, MAO HWA, CHIU HUNGUN, LIN MENGYI
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WANG MING-YANG
CHANG YINGTSAI
HSU YUIN
SHEI SWEYYAN
MAO HWA
CHIU HUNGUN
LIN MENGYI
description A system for emulating a circuit design is presented. The system includes a host workstation coupled by an emulation interface to a field programmable gate array (FPGA) configured to emulate and verify the circuit design when the host workstation is invoked to verify the circuit design. The emulation interface is configured to provide timing and control information for at least the verify. The system further includes computer readable storage medium including instructions, which when executed cause a computer to compile a portion of the circuit design and an associated verification module adapted to configure the FPGA. The compilation is in accordance with a description file.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014351777A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014351777A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014351777A13</originalsourceid><addsrcrecordid>eNrjZHAOCPIP8Q-JDHBVcPRzUXD1DfVxDPH091MIjgwOcfVVcPMPUgCKhXgG-LgqOIcGh_j7KiC0OPk7BrkE8zCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwNDE2NTQ3Nzc0dDY-JUAQAx3C0j</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PROTOTYPE AND EMULATION SYSTEM FOR MULTIPLE CUSTOM PROTOTYPE BOARDS</title><source>esp@cenet</source><creator>WANG MING-YANG ; CHANG YINGTSAI ; HSU YUIN ; SHEI SWEYYAN ; MAO HWA ; CHIU HUNGUN ; LIN MENGYI</creator><creatorcontrib>WANG MING-YANG ; CHANG YINGTSAI ; HSU YUIN ; SHEI SWEYYAN ; MAO HWA ; CHIU HUNGUN ; LIN MENGYI</creatorcontrib><description>A system for emulating a circuit design is presented. The system includes a host workstation coupled by an emulation interface to a field programmable gate array (FPGA) configured to emulate and verify the circuit design when the host workstation is invoked to verify the circuit design. The emulation interface is configured to provide timing and control information for at least the verify. The system further includes computer readable storage medium including instructions, which when executed cause a computer to compile a portion of the circuit design and an associated verification module adapted to configure the FPGA. The compilation is in accordance with a description file.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20141127&amp;DB=EPODOC&amp;CC=US&amp;NR=2014351777A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20141127&amp;DB=EPODOC&amp;CC=US&amp;NR=2014351777A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WANG MING-YANG</creatorcontrib><creatorcontrib>CHANG YINGTSAI</creatorcontrib><creatorcontrib>HSU YUIN</creatorcontrib><creatorcontrib>SHEI SWEYYAN</creatorcontrib><creatorcontrib>MAO HWA</creatorcontrib><creatorcontrib>CHIU HUNGUN</creatorcontrib><creatorcontrib>LIN MENGYI</creatorcontrib><title>PROTOTYPE AND EMULATION SYSTEM FOR MULTIPLE CUSTOM PROTOTYPE BOARDS</title><description>A system for emulating a circuit design is presented. The system includes a host workstation coupled by an emulation interface to a field programmable gate array (FPGA) configured to emulate and verify the circuit design when the host workstation is invoked to verify the circuit design. The emulation interface is configured to provide timing and control information for at least the verify. The system further includes computer readable storage medium including instructions, which when executed cause a computer to compile a portion of the circuit design and an associated verification module adapted to configure the FPGA. The compilation is in accordance with a description file.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAOCPIP8Q-JDHBVcPRzUXD1DfVxDPH091MIjgwOcfVVcPMPUgCKhXgG-LgqOIcGh_j7KiC0OPk7BrkE8zCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwNDE2NTQ3Nzc0dDY-JUAQAx3C0j</recordid><startdate>20141127</startdate><enddate>20141127</enddate><creator>WANG MING-YANG</creator><creator>CHANG YINGTSAI</creator><creator>HSU YUIN</creator><creator>SHEI SWEYYAN</creator><creator>MAO HWA</creator><creator>CHIU HUNGUN</creator><creator>LIN MENGYI</creator><scope>EVB</scope></search><sort><creationdate>20141127</creationdate><title>PROTOTYPE AND EMULATION SYSTEM FOR MULTIPLE CUSTOM PROTOTYPE BOARDS</title><author>WANG MING-YANG ; CHANG YINGTSAI ; HSU YUIN ; SHEI SWEYYAN ; MAO HWA ; CHIU HUNGUN ; LIN MENGYI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014351777A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WANG MING-YANG</creatorcontrib><creatorcontrib>CHANG YINGTSAI</creatorcontrib><creatorcontrib>HSU YUIN</creatorcontrib><creatorcontrib>SHEI SWEYYAN</creatorcontrib><creatorcontrib>MAO HWA</creatorcontrib><creatorcontrib>CHIU HUNGUN</creatorcontrib><creatorcontrib>LIN MENGYI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WANG MING-YANG</au><au>CHANG YINGTSAI</au><au>HSU YUIN</au><au>SHEI SWEYYAN</au><au>MAO HWA</au><au>CHIU HUNGUN</au><au>LIN MENGYI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PROTOTYPE AND EMULATION SYSTEM FOR MULTIPLE CUSTOM PROTOTYPE BOARDS</title><date>2014-11-27</date><risdate>2014</risdate><abstract>A system for emulating a circuit design is presented. The system includes a host workstation coupled by an emulation interface to a field programmable gate array (FPGA) configured to emulate and verify the circuit design when the host workstation is invoked to verify the circuit design. The emulation interface is configured to provide timing and control information for at least the verify. The system further includes computer readable storage medium including instructions, which when executed cause a computer to compile a portion of the circuit design and an associated verification module adapted to configure the FPGA. The compilation is in accordance with a description file.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2014351777A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title PROTOTYPE AND EMULATION SYSTEM FOR MULTIPLE CUSTOM PROTOTYPE BOARDS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T07%3A08%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WANG%20MING-YANG&rft.date=2014-11-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014351777A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true