High Speed Signaling Techniques to Improve Performance of Integrated Circuits

High Speed Signaling Techniques to Improve Performance of Integrated Circuits

Techniques are presented to improve the performance, accuracy and power consumption of on-chip voltage biasing and transmission for highly loaded RC networks (such as wordlines or bitlines in NAND or 3D memory arrays) that are otherwise limited by the physics of RC time constant. When transitioning...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GUHADOS SHANKAR, PAN FENG
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GUHADOS SHANKAR
PAN FENG
description Techniques are presented to improve the performance, accuracy and power consumption of on-chip voltage biasing and transmission for highly loaded RC networks (such as wordlines or bitlines in NAND or 3D memory arrays) that are otherwise limited by the physics of RC time constant. When transitioning the near-end voltage of the network, an under-drive or over-drive level is applied, combined with feedback control to estimate when the far-end voltage approaches the desired level.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014313836A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014313836A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014313836A13</originalsourceid><addsrcrecordid>eNqNy7EKwjAYReEsDqK-ww_OgjEiXaUo7SAIqXMJ8SYNtElMUp9fBx_A6SzfWbJb4-xAMgJPks56NTpvqYMevHvNyFQCtVNM4Q26I5mQJuU1KBhqfYFNqnzP2iU9u5LXbGHUmLH5dcW210tXNzvE0CNHpeFR-oc87PlRcFGJ05mL_9QHdro2xQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>High Speed Signaling Techniques to Improve Performance of Integrated Circuits</title><source>esp@cenet</source><creator>GUHADOS SHANKAR ; PAN FENG</creator><creatorcontrib>GUHADOS SHANKAR ; PAN FENG</creatorcontrib><description>Techniques are presented to improve the performance, accuracy and power consumption of on-chip voltage biasing and transmission for highly loaded RC networks (such as wordlines or bitlines in NAND or 3D memory arrays) that are otherwise limited by the physics of RC time constant. When transitioning the near-end voltage of the network, an under-drive or over-drive level is applied, combined with feedback control to estimate when the far-end voltage approaches the desired level.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20141023&amp;DB=EPODOC&amp;CC=US&amp;NR=2014313836A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20141023&amp;DB=EPODOC&amp;CC=US&amp;NR=2014313836A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GUHADOS SHANKAR</creatorcontrib><creatorcontrib>PAN FENG</creatorcontrib><title>High Speed Signaling Techniques to Improve Performance of Integrated Circuits</title><description>Techniques are presented to improve the performance, accuracy and power consumption of on-chip voltage biasing and transmission for highly loaded RC networks (such as wordlines or bitlines in NAND or 3D memory arrays) that are otherwise limited by the physics of RC time constant. When transitioning the near-end voltage of the network, an under-drive or over-drive level is applied, combined with feedback control to estimate when the far-end voltage approaches the desired level.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy7EKwjAYReEsDqK-ww_OgjEiXaUo7SAIqXMJ8SYNtElMUp9fBx_A6SzfWbJb4-xAMgJPks56NTpvqYMevHvNyFQCtVNM4Q26I5mQJuU1KBhqfYFNqnzP2iU9u5LXbGHUmLH5dcW210tXNzvE0CNHpeFR-oc87PlRcFGJ05mL_9QHdro2xQ</recordid><startdate>20141023</startdate><enddate>20141023</enddate><creator>GUHADOS SHANKAR</creator><creator>PAN FENG</creator><scope>EVB</scope></search><sort><creationdate>20141023</creationdate><title>High Speed Signaling Techniques to Improve Performance of Integrated Circuits</title><author>GUHADOS SHANKAR ; PAN FENG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014313836A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>GUHADOS SHANKAR</creatorcontrib><creatorcontrib>PAN FENG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GUHADOS SHANKAR</au><au>PAN FENG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>High Speed Signaling Techniques to Improve Performance of Integrated Circuits</title><date>2014-10-23</date><risdate>2014</risdate><abstract>Techniques are presented to improve the performance, accuracy and power consumption of on-chip voltage biasing and transmission for highly loaded RC networks (such as wordlines or bitlines in NAND or 3D memory arrays) that are otherwise limited by the physics of RC time constant. When transitioning the near-end voltage of the network, an under-drive or over-drive level is applied, combined with feedback control to estimate when the far-end voltage approaches the desired level.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2014313836A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title High Speed Signaling Techniques to Improve Performance of Integrated Circuits
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T10%3A55%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GUHADOS%20SHANKAR&rft.date=2014-10-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014313836A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true