Parallel Memories for Multidimensional Data Access

The subject disclosure is directed towards loading parallel memories (e.g., in one or more FPGAs) with multidimensional data in an interleaved manner such that a multidimensional patch/window may be filled with corresponding data in a single parallel read of the memories. Depending on the position o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: AHMED REHAN, BITTNER, JR. RAY A, SWILLEY SHAWN MICHAEL, SMITH GEORGE E, EGURO KENNETH HIROSHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator AHMED REHAN
BITTNER, JR. RAY A
SWILLEY SHAWN MICHAEL
SMITH GEORGE E
EGURO KENNETH HIROSHI
description The subject disclosure is directed towards loading parallel memories (e.g., in one or more FPGAs) with multidimensional data in an interleaved manner such that a multidimensional patch/window may be filled with corresponding data in a single parallel read of the memories. Depending on the position of the patch, the data may be rotated horizontally and/or vertically, for example, so that the data in each patch is consistently arranged in the patch regardless of from which memory each piece of data was read. Also described is leveraging dual ported memory for multiple line reads and/or loading one part of a buffer while reading from another.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014310496A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014310496A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014310496A13</originalsourceid><addsrcrecordid>eNrjZDAKSCxKzMlJzVHwTc3NL8pMLVZIyy9S8C3NKclMycxNzSvOzM9LzFFwSSxJVHBMTk4tLuZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhibGhgYmlmaOhsbEqQIAZlEsyA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Parallel Memories for Multidimensional Data Access</title><source>esp@cenet</source><creator>AHMED REHAN ; BITTNER, JR. RAY A ; SWILLEY SHAWN MICHAEL ; SMITH GEORGE E ; EGURO KENNETH HIROSHI</creator><creatorcontrib>AHMED REHAN ; BITTNER, JR. RAY A ; SWILLEY SHAWN MICHAEL ; SMITH GEORGE E ; EGURO KENNETH HIROSHI</creatorcontrib><description>The subject disclosure is directed towards loading parallel memories (e.g., in one or more FPGAs) with multidimensional data in an interleaved manner such that a multidimensional patch/window may be filled with corresponding data in a single parallel read of the memories. Depending on the position of the patch, the data may be rotated horizontally and/or vertically, for example, so that the data in each patch is consistently arranged in the patch regardless of from which memory each piece of data was read. Also described is leveraging dual ported memory for multiple line reads and/or loading one part of a buffer while reading from another.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20141016&amp;DB=EPODOC&amp;CC=US&amp;NR=2014310496A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20141016&amp;DB=EPODOC&amp;CC=US&amp;NR=2014310496A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AHMED REHAN</creatorcontrib><creatorcontrib>BITTNER, JR. RAY A</creatorcontrib><creatorcontrib>SWILLEY SHAWN MICHAEL</creatorcontrib><creatorcontrib>SMITH GEORGE E</creatorcontrib><creatorcontrib>EGURO KENNETH HIROSHI</creatorcontrib><title>Parallel Memories for Multidimensional Data Access</title><description>The subject disclosure is directed towards loading parallel memories (e.g., in one or more FPGAs) with multidimensional data in an interleaved manner such that a multidimensional patch/window may be filled with corresponding data in a single parallel read of the memories. Depending on the position of the patch, the data may be rotated horizontally and/or vertically, for example, so that the data in each patch is consistently arranged in the patch regardless of from which memory each piece of data was read. Also described is leveraging dual ported memory for multiple line reads and/or loading one part of a buffer while reading from another.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAKSCxKzMlJzVHwTc3NL8pMLVZIyy9S8C3NKclMycxNzSvOzM9LzFFwSSxJVHBMTk4tLuZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhibGhgYmlmaOhsbEqQIAZlEsyA</recordid><startdate>20141016</startdate><enddate>20141016</enddate><creator>AHMED REHAN</creator><creator>BITTNER, JR. RAY A</creator><creator>SWILLEY SHAWN MICHAEL</creator><creator>SMITH GEORGE E</creator><creator>EGURO KENNETH HIROSHI</creator><scope>EVB</scope></search><sort><creationdate>20141016</creationdate><title>Parallel Memories for Multidimensional Data Access</title><author>AHMED REHAN ; BITTNER, JR. RAY A ; SWILLEY SHAWN MICHAEL ; SMITH GEORGE E ; EGURO KENNETH HIROSHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014310496A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>AHMED REHAN</creatorcontrib><creatorcontrib>BITTNER, JR. RAY A</creatorcontrib><creatorcontrib>SWILLEY SHAWN MICHAEL</creatorcontrib><creatorcontrib>SMITH GEORGE E</creatorcontrib><creatorcontrib>EGURO KENNETH HIROSHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AHMED REHAN</au><au>BITTNER, JR. RAY A</au><au>SWILLEY SHAWN MICHAEL</au><au>SMITH GEORGE E</au><au>EGURO KENNETH HIROSHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Parallel Memories for Multidimensional Data Access</title><date>2014-10-16</date><risdate>2014</risdate><abstract>The subject disclosure is directed towards loading parallel memories (e.g., in one or more FPGAs) with multidimensional data in an interleaved manner such that a multidimensional patch/window may be filled with corresponding data in a single parallel read of the memories. Depending on the position of the patch, the data may be rotated horizontally and/or vertically, for example, so that the data in each patch is consistently arranged in the patch regardless of from which memory each piece of data was read. Also described is leveraging dual ported memory for multiple line reads and/or loading one part of a buffer while reading from another.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2014310496A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Parallel Memories for Multidimensional Data Access
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T13%3A32%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AHMED%20REHAN&rft.date=2014-10-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014310496A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true