DUAL HOST EMBEDDED SHARED DEVICE CONTROLLER
Efficient techniques using a multi-port shared non-volatile memory are described that reduce latency in memory accesses from dedicated function specific processors, such as a modem control processor. The modem processor preempts a host processor that is accessing data from a multi-port shared non-vo...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | GIL AMIT TOUZNI AZZEDINE TSIDON EREZ LI YANRU SHACHAM ASSAF |
description | Efficient techniques using a multi-port shared non-volatile memory are described that reduce latency in memory accesses from dedicated function specific processors, such as a modem control processor. The modem processor preempts a host processor that is accessing data from a multi-port shared non-volatile memory flash device allowing the modem processor to quickly access data in the flash device. The preemption process uses a doorbell interrupt initiated by a processor that seeks access and interrupts the processor being preempted. After preemption, the host processor may resume or restart the data access. Access control by the processors utilizes a hardware semaphore atomic control mechanism. Power control of the shared non-volatile memory modules includes at least one inactivity timer to indicate when a supply voltage to the shared non-volatile memory modules can be safely reduced or turned off. Power may be restarted by any of the processors sharing the memory, allowing fast access to the data. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014281283A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014281283A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014281283A13</originalsourceid><addsrcrecordid>eNrjZNB2CXX0UfDwDw5RcPV1cnVxcXVRCPZwDAJSLq5hns6uCs7-fiFB_j4-rkE8DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwNDEyMLQyMLY0dCYOFUA6fIlnQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DUAL HOST EMBEDDED SHARED DEVICE CONTROLLER</title><source>esp@cenet</source><creator>GIL AMIT ; TOUZNI AZZEDINE ; TSIDON EREZ ; LI YANRU ; SHACHAM ASSAF</creator><creatorcontrib>GIL AMIT ; TOUZNI AZZEDINE ; TSIDON EREZ ; LI YANRU ; SHACHAM ASSAF</creatorcontrib><description>Efficient techniques using a multi-port shared non-volatile memory are described that reduce latency in memory accesses from dedicated function specific processors, such as a modem control processor. The modem processor preempts a host processor that is accessing data from a multi-port shared non-volatile memory flash device allowing the modem processor to quickly access data in the flash device. The preemption process uses a doorbell interrupt initiated by a processor that seeks access and interrupts the processor being preempted. After preemption, the host processor may resume or restart the data access. Access control by the processors utilizes a hardware semaphore atomic control mechanism. Power control of the shared non-volatile memory modules includes at least one inactivity timer to indicate when a supply voltage to the shared non-volatile memory modules can be safely reduced or turned off. Power may be restarted by any of the processors sharing the memory, allowing fast access to the data.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140918&DB=EPODOC&CC=US&NR=2014281283A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140918&DB=EPODOC&CC=US&NR=2014281283A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GIL AMIT</creatorcontrib><creatorcontrib>TOUZNI AZZEDINE</creatorcontrib><creatorcontrib>TSIDON EREZ</creatorcontrib><creatorcontrib>LI YANRU</creatorcontrib><creatorcontrib>SHACHAM ASSAF</creatorcontrib><title>DUAL HOST EMBEDDED SHARED DEVICE CONTROLLER</title><description>Efficient techniques using a multi-port shared non-volatile memory are described that reduce latency in memory accesses from dedicated function specific processors, such as a modem control processor. The modem processor preempts a host processor that is accessing data from a multi-port shared non-volatile memory flash device allowing the modem processor to quickly access data in the flash device. The preemption process uses a doorbell interrupt initiated by a processor that seeks access and interrupts the processor being preempted. After preemption, the host processor may resume or restart the data access. Access control by the processors utilizes a hardware semaphore atomic control mechanism. Power control of the shared non-volatile memory modules includes at least one inactivity timer to indicate when a supply voltage to the shared non-volatile memory modules can be safely reduced or turned off. Power may be restarted by any of the processors sharing the memory, allowing fast access to the data.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB2CXX0UfDwDw5RcPV1cnVxcXVRCPZwDAJSLq5hns6uCs7-fiFB_j4-rkE8DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwNDEyMLQyMLY0dCYOFUA6fIlnQ</recordid><startdate>20140918</startdate><enddate>20140918</enddate><creator>GIL AMIT</creator><creator>TOUZNI AZZEDINE</creator><creator>TSIDON EREZ</creator><creator>LI YANRU</creator><creator>SHACHAM ASSAF</creator><scope>EVB</scope></search><sort><creationdate>20140918</creationdate><title>DUAL HOST EMBEDDED SHARED DEVICE CONTROLLER</title><author>GIL AMIT ; TOUZNI AZZEDINE ; TSIDON EREZ ; LI YANRU ; SHACHAM ASSAF</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014281283A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>GIL AMIT</creatorcontrib><creatorcontrib>TOUZNI AZZEDINE</creatorcontrib><creatorcontrib>TSIDON EREZ</creatorcontrib><creatorcontrib>LI YANRU</creatorcontrib><creatorcontrib>SHACHAM ASSAF</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GIL AMIT</au><au>TOUZNI AZZEDINE</au><au>TSIDON EREZ</au><au>LI YANRU</au><au>SHACHAM ASSAF</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DUAL HOST EMBEDDED SHARED DEVICE CONTROLLER</title><date>2014-09-18</date><risdate>2014</risdate><abstract>Efficient techniques using a multi-port shared non-volatile memory are described that reduce latency in memory accesses from dedicated function specific processors, such as a modem control processor. The modem processor preempts a host processor that is accessing data from a multi-port shared non-volatile memory flash device allowing the modem processor to quickly access data in the flash device. The preemption process uses a doorbell interrupt initiated by a processor that seeks access and interrupts the processor being preempted. After preemption, the host processor may resume or restart the data access. Access control by the processors utilizes a hardware semaphore atomic control mechanism. Power control of the shared non-volatile memory modules includes at least one inactivity timer to indicate when a supply voltage to the shared non-volatile memory modules can be safely reduced or turned off. Power may be restarted by any of the processors sharing the memory, allowing fast access to the data.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2014281283A1 |
source | esp@cenet |
subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
title | DUAL HOST EMBEDDED SHARED DEVICE CONTROLLER |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T05%3A21%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GIL%20AMIT&rft.date=2014-09-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014281283A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |