SEMICONDUCTOR DEVICES HAVING A SILICON-GERMANIUM CHANNEL LAYER AND METHODS OF FORMING THE SAME

Semiconductor devices having a silicon-germanium channel layer and methods of forming the semiconductor devices are provided. The methods may include forming a silicon-germanium channel layer on a substrate in a peripheral circuit region and sequentially forming a first insulating layer and a second...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM YOUNGKUK, AN HO-KYUN, IM BADRO, YEO JAEHYUN, LIM HANJIN, JANG SUNGHO, JEON INSANG
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM YOUNGKUK
AN HO-KYUN
IM BADRO
YEO JAEHYUN
LIM HANJIN
JANG SUNGHO
JEON INSANG
description Semiconductor devices having a silicon-germanium channel layer and methods of forming the semiconductor devices are provided. The methods may include forming a silicon-germanium channel layer on a substrate in a peripheral circuit region and sequentially forming a first insulating layer and a second insulating layer on the silicon-germanium channel layer. The methods may also include forming a conductive layer on the substrate, which includes a cell array region and the peripheral circuit region, and patterning the conductive layer to form a conductive line in the cell array region and a gate electrode in the peripheral circuit region. The first insulating layer may be formed at a first temperature and the second insulating layer may be formed at a second temperature higher than the first temperature.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014264517A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014264517A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014264517A13</originalsourceid><addsrcrecordid>eNqNi7sKwjAUQLs4iPoPF5wLpladL8lNE8gD8ii4WIrESbRQ_x8p-AFOZzjnrKtbJKu5dyLz5AMI6jWnCAp77TpAiNosuu4oWHQ6W-AKnSMDBq8UAJ0AS0l5EcFLkD7YZUyKIKKlbbV6jM-57H7cVHtJiau6TO-hzNN4L6_yGXJsDqxtzu2JXZAd_6u-zcQzhw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DEVICES HAVING A SILICON-GERMANIUM CHANNEL LAYER AND METHODS OF FORMING THE SAME</title><source>esp@cenet</source><creator>KIM YOUNGKUK ; AN HO-KYUN ; IM BADRO ; YEO JAEHYUN ; LIM HANJIN ; JANG SUNGHO ; JEON INSANG</creator><creatorcontrib>KIM YOUNGKUK ; AN HO-KYUN ; IM BADRO ; YEO JAEHYUN ; LIM HANJIN ; JANG SUNGHO ; JEON INSANG</creatorcontrib><description>Semiconductor devices having a silicon-germanium channel layer and methods of forming the semiconductor devices are provided. The methods may include forming a silicon-germanium channel layer on a substrate in a peripheral circuit region and sequentially forming a first insulating layer and a second insulating layer on the silicon-germanium channel layer. The methods may also include forming a conductive layer on the substrate, which includes a cell array region and the peripheral circuit region, and patterning the conductive layer to form a conductive line in the cell array region and a gate electrode in the peripheral circuit region. The first insulating layer may be formed at a first temperature and the second insulating layer may be formed at a second temperature higher than the first temperature.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140918&amp;DB=EPODOC&amp;CC=US&amp;NR=2014264517A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140918&amp;DB=EPODOC&amp;CC=US&amp;NR=2014264517A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM YOUNGKUK</creatorcontrib><creatorcontrib>AN HO-KYUN</creatorcontrib><creatorcontrib>IM BADRO</creatorcontrib><creatorcontrib>YEO JAEHYUN</creatorcontrib><creatorcontrib>LIM HANJIN</creatorcontrib><creatorcontrib>JANG SUNGHO</creatorcontrib><creatorcontrib>JEON INSANG</creatorcontrib><title>SEMICONDUCTOR DEVICES HAVING A SILICON-GERMANIUM CHANNEL LAYER AND METHODS OF FORMING THE SAME</title><description>Semiconductor devices having a silicon-germanium channel layer and methods of forming the semiconductor devices are provided. The methods may include forming a silicon-germanium channel layer on a substrate in a peripheral circuit region and sequentially forming a first insulating layer and a second insulating layer on the silicon-germanium channel layer. The methods may also include forming a conductive layer on the substrate, which includes a cell array region and the peripheral circuit region, and patterning the conductive layer to form a conductive line in the cell array region and a gate electrode in the peripheral circuit region. The first insulating layer may be formed at a first temperature and the second insulating layer may be formed at a second temperature higher than the first temperature.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNi7sKwjAUQLs4iPoPF5wLpladL8lNE8gD8ii4WIrESbRQ_x8p-AFOZzjnrKtbJKu5dyLz5AMI6jWnCAp77TpAiNosuu4oWHQ6W-AKnSMDBq8UAJ0AS0l5EcFLkD7YZUyKIKKlbbV6jM-57H7cVHtJiau6TO-hzNN4L6_yGXJsDqxtzu2JXZAd_6u-zcQzhw</recordid><startdate>20140918</startdate><enddate>20140918</enddate><creator>KIM YOUNGKUK</creator><creator>AN HO-KYUN</creator><creator>IM BADRO</creator><creator>YEO JAEHYUN</creator><creator>LIM HANJIN</creator><creator>JANG SUNGHO</creator><creator>JEON INSANG</creator><scope>EVB</scope></search><sort><creationdate>20140918</creationdate><title>SEMICONDUCTOR DEVICES HAVING A SILICON-GERMANIUM CHANNEL LAYER AND METHODS OF FORMING THE SAME</title><author>KIM YOUNGKUK ; AN HO-KYUN ; IM BADRO ; YEO JAEHYUN ; LIM HANJIN ; JANG SUNGHO ; JEON INSANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014264517A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM YOUNGKUK</creatorcontrib><creatorcontrib>AN HO-KYUN</creatorcontrib><creatorcontrib>IM BADRO</creatorcontrib><creatorcontrib>YEO JAEHYUN</creatorcontrib><creatorcontrib>LIM HANJIN</creatorcontrib><creatorcontrib>JANG SUNGHO</creatorcontrib><creatorcontrib>JEON INSANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM YOUNGKUK</au><au>AN HO-KYUN</au><au>IM BADRO</au><au>YEO JAEHYUN</au><au>LIM HANJIN</au><au>JANG SUNGHO</au><au>JEON INSANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DEVICES HAVING A SILICON-GERMANIUM CHANNEL LAYER AND METHODS OF FORMING THE SAME</title><date>2014-09-18</date><risdate>2014</risdate><abstract>Semiconductor devices having a silicon-germanium channel layer and methods of forming the semiconductor devices are provided. The methods may include forming a silicon-germanium channel layer on a substrate in a peripheral circuit region and sequentially forming a first insulating layer and a second insulating layer on the silicon-germanium channel layer. The methods may also include forming a conductive layer on the substrate, which includes a cell array region and the peripheral circuit region, and patterning the conductive layer to form a conductive line in the cell array region and a gate electrode in the peripheral circuit region. The first insulating layer may be formed at a first temperature and the second insulating layer may be formed at a second temperature higher than the first temperature.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2014264517A1
source esp@cenet
subjects ELECTRICITY
title SEMICONDUCTOR DEVICES HAVING A SILICON-GERMANIUM CHANNEL LAYER AND METHODS OF FORMING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T03%3A11%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM%20YOUNGKUK&rft.date=2014-09-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014264517A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true