APPARATUS AND METHOD FOR MEMORY-HIERARCHY AWARE PRODUCER-CONSUMER INSTRUCTION
An apparatus and method are described for efficiently transferring data from a core of a central processing unit (CPU) to a graphics processing unit (GPU). For example, one embodiment of a method comprises: writing data to a buffer within the core of the CPU until a designated amount of data has bee...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | RAIKIN SHLOMO VALENTINE ROBERT NOVAKOVSKY LARISA MANDELBLAT JULIUS YULI SADE RAANAN SHALEV RON |
description | An apparatus and method are described for efficiently transferring data from a core of a central processing unit (CPU) to a graphics processing unit (GPU). For example, one embodiment of a method comprises: writing data to a buffer within the core of the CPU until a designated amount of data has been written; upon detecting that the designated amount of data has been written, responsively generating an eviction cycle, the eviction cycle causing the data to be transferred from the buffer to a cache accessible by both the core and the GPU; setting an indication to indicate to the GPU that data is available in the cache; and upon the GPU detecting the indication, providing the data to the GPU from the cache upon receipt of a read signal from the GPU. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014192069A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014192069A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014192069A13</originalsourceid><addsrcrecordid>eNqNyr0KwjAUQOEuDqK-wwXnQFNF6HhJbkmG_HCTIJ1KkTiJFur7o4MP4HS-4WwbhzEiYy4J0GtwlE3QMAT-0gUehbHEyMqMgFdkgshBF0UsVPCpOGKwPmUuKtvg983mPj_Wevh11xwHysqIurymui7zrT7reyqpa-VZ9l176VGe_rs-1fAvrA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>APPARATUS AND METHOD FOR MEMORY-HIERARCHY AWARE PRODUCER-CONSUMER INSTRUCTION</title><source>esp@cenet</source><creator>RAIKIN SHLOMO ; VALENTINE ROBERT ; NOVAKOVSKY LARISA ; MANDELBLAT JULIUS YULI ; SADE RAANAN ; SHALEV RON</creator><creatorcontrib>RAIKIN SHLOMO ; VALENTINE ROBERT ; NOVAKOVSKY LARISA ; MANDELBLAT JULIUS YULI ; SADE RAANAN ; SHALEV RON</creatorcontrib><description>An apparatus and method are described for efficiently transferring data from a core of a central processing unit (CPU) to a graphics processing unit (GPU). For example, one embodiment of a method comprises: writing data to a buffer within the core of the CPU until a designated amount of data has been written; upon detecting that the designated amount of data has been written, responsively generating an eviction cycle, the eviction cycle causing the data to be transferred from the buffer to a cache accessible by both the core and the GPU; setting an indication to indicate to the GPU that data is available in the cache; and upon the GPU detecting the indication, providing the data to the GPU from the cache upon receipt of a read signal from the GPU.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140710&DB=EPODOC&CC=US&NR=2014192069A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140710&DB=EPODOC&CC=US&NR=2014192069A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RAIKIN SHLOMO</creatorcontrib><creatorcontrib>VALENTINE ROBERT</creatorcontrib><creatorcontrib>NOVAKOVSKY LARISA</creatorcontrib><creatorcontrib>MANDELBLAT JULIUS YULI</creatorcontrib><creatorcontrib>SADE RAANAN</creatorcontrib><creatorcontrib>SHALEV RON</creatorcontrib><title>APPARATUS AND METHOD FOR MEMORY-HIERARCHY AWARE PRODUCER-CONSUMER INSTRUCTION</title><description>An apparatus and method are described for efficiently transferring data from a core of a central processing unit (CPU) to a graphics processing unit (GPU). For example, one embodiment of a method comprises: writing data to a buffer within the core of the CPU until a designated amount of data has been written; upon detecting that the designated amount of data has been written, responsively generating an eviction cycle, the eviction cycle causing the data to be transferred from the buffer to a cache accessible by both the core and the GPU; setting an indication to indicate to the GPU that data is available in the cache; and upon the GPU detecting the indication, providing the data to the GPU from the cache upon receipt of a read signal from the GPU.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyr0KwjAUQOEuDqK-wwXnQFNF6HhJbkmG_HCTIJ1KkTiJFur7o4MP4HS-4WwbhzEiYy4J0GtwlE3QMAT-0gUehbHEyMqMgFdkgshBF0UsVPCpOGKwPmUuKtvg983mPj_Wevh11xwHysqIurymui7zrT7reyqpa-VZ9l176VGe_rs-1fAvrA</recordid><startdate>20140710</startdate><enddate>20140710</enddate><creator>RAIKIN SHLOMO</creator><creator>VALENTINE ROBERT</creator><creator>NOVAKOVSKY LARISA</creator><creator>MANDELBLAT JULIUS YULI</creator><creator>SADE RAANAN</creator><creator>SHALEV RON</creator><scope>EVB</scope></search><sort><creationdate>20140710</creationdate><title>APPARATUS AND METHOD FOR MEMORY-HIERARCHY AWARE PRODUCER-CONSUMER INSTRUCTION</title><author>RAIKIN SHLOMO ; VALENTINE ROBERT ; NOVAKOVSKY LARISA ; MANDELBLAT JULIUS YULI ; SADE RAANAN ; SHALEV RON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014192069A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>RAIKIN SHLOMO</creatorcontrib><creatorcontrib>VALENTINE ROBERT</creatorcontrib><creatorcontrib>NOVAKOVSKY LARISA</creatorcontrib><creatorcontrib>MANDELBLAT JULIUS YULI</creatorcontrib><creatorcontrib>SADE RAANAN</creatorcontrib><creatorcontrib>SHALEV RON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RAIKIN SHLOMO</au><au>VALENTINE ROBERT</au><au>NOVAKOVSKY LARISA</au><au>MANDELBLAT JULIUS YULI</au><au>SADE RAANAN</au><au>SHALEV RON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>APPARATUS AND METHOD FOR MEMORY-HIERARCHY AWARE PRODUCER-CONSUMER INSTRUCTION</title><date>2014-07-10</date><risdate>2014</risdate><abstract>An apparatus and method are described for efficiently transferring data from a core of a central processing unit (CPU) to a graphics processing unit (GPU). For example, one embodiment of a method comprises: writing data to a buffer within the core of the CPU until a designated amount of data has been written; upon detecting that the designated amount of data has been written, responsively generating an eviction cycle, the eviction cycle causing the data to be transferred from the buffer to a cache accessible by both the core and the GPU; setting an indication to indicate to the GPU that data is available in the cache; and upon the GPU detecting the indication, providing the data to the GPU from the cache upon receipt of a read signal from the GPU.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2014192069A1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS |
title | APPARATUS AND METHOD FOR MEMORY-HIERARCHY AWARE PRODUCER-CONSUMER INSTRUCTION |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T11%3A02%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RAIKIN%20SHLOMO&rft.date=2014-07-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014192069A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |