PROCESSING FOR OVERCOMING EXTREME TOPOGRAPHY

PROCESSING FOR OVERCOMING EXTREME TOPOGRAPHY

A process for overcoming extreme topographies by first planarizing a cavity in a semiconductor substrate in order to create a planar surface for subsequent lithography processing. As a result of the planarizing process for extreme topographies, subsequent lithography processing is enabled including...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GOMA SHERIF A, TREWHELLA JEANNINE M, CORDES STEVEN A, ROSNER JOANNA, COHEN GUY M
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GOMA SHERIF A
TREWHELLA JEANNINE M
CORDES STEVEN A
ROSNER JOANNA
COHEN GUY M
description A process for overcoming extreme topographies by first planarizing a cavity in a semiconductor substrate in order to create a planar surface for subsequent lithography processing. As a result of the planarizing process for extreme topographies, subsequent lithography processing is enabled including the deposition of features in close proximity to extreme topographic surfaces (e.g., deep cavities or channels) and, including the deposition of features within a cavity. In a first embodiment, the process for planarizing a cavity in a semiconductor substrate includes the application of dry film resists having high chemical resistance. In a second embodiment, the process for planarizing a cavity includes the filling of cavity using materials such as polymers, spin on glasses, and metallurgy.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014141618A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014141618A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014141618A13</originalsourceid><addsrcrecordid>eNrjZNAJCPJ3dg0O9vRzV3DzD1LwD3MNcvb3BXFdI0KCXH1dFUL8A_zdgxwDPCJ5GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgaEJEJoZWjgaGhOnCgBcGCaD</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PROCESSING FOR OVERCOMING EXTREME TOPOGRAPHY</title><source>esp@cenet</source><creator>GOMA SHERIF A ; TREWHELLA JEANNINE M ; CORDES STEVEN A ; ROSNER JOANNA ; COHEN GUY M</creator><creatorcontrib>GOMA SHERIF A ; TREWHELLA JEANNINE M ; CORDES STEVEN A ; ROSNER JOANNA ; COHEN GUY M</creatorcontrib><description>A process for overcoming extreme topographies by first planarizing a cavity in a semiconductor substrate in order to create a planar surface for subsequent lithography processing. As a result of the planarizing process for extreme topographies, subsequent lithography processing is enabled including the deposition of features in close proximity to extreme topographic surfaces (e.g., deep cavities or channels) and, including the deposition of features within a cavity. In a first embodiment, the process for planarizing a cavity in a semiconductor substrate includes the application of dry film resists having high chemical resistance. In a second embodiment, the process for planarizing a cavity includes the filling of cavity using materials such as polymers, spin on glasses, and metallurgy.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140522&amp;DB=EPODOC&amp;CC=US&amp;NR=2014141618A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140522&amp;DB=EPODOC&amp;CC=US&amp;NR=2014141618A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GOMA SHERIF A</creatorcontrib><creatorcontrib>TREWHELLA JEANNINE M</creatorcontrib><creatorcontrib>CORDES STEVEN A</creatorcontrib><creatorcontrib>ROSNER JOANNA</creatorcontrib><creatorcontrib>COHEN GUY M</creatorcontrib><title>PROCESSING FOR OVERCOMING EXTREME TOPOGRAPHY</title><description>A process for overcoming extreme topographies by first planarizing a cavity in a semiconductor substrate in order to create a planar surface for subsequent lithography processing. As a result of the planarizing process for extreme topographies, subsequent lithography processing is enabled including the deposition of features in close proximity to extreme topographic surfaces (e.g., deep cavities or channels) and, including the deposition of features within a cavity. In a first embodiment, the process for planarizing a cavity in a semiconductor substrate includes the application of dry film resists having high chemical resistance. In a second embodiment, the process for planarizing a cavity includes the filling of cavity using materials such as polymers, spin on glasses, and metallurgy.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAJCPJ3dg0O9vRzV3DzD1LwD3MNcvb3BXFdI0KCXH1dFUL8A_zdgxwDPCJ5GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgaEJEJoZWjgaGhOnCgBcGCaD</recordid><startdate>20140522</startdate><enddate>20140522</enddate><creator>GOMA SHERIF A</creator><creator>TREWHELLA JEANNINE M</creator><creator>CORDES STEVEN A</creator><creator>ROSNER JOANNA</creator><creator>COHEN GUY M</creator><scope>EVB</scope></search><sort><creationdate>20140522</creationdate><title>PROCESSING FOR OVERCOMING EXTREME TOPOGRAPHY</title><author>GOMA SHERIF A ; TREWHELLA JEANNINE M ; CORDES STEVEN A ; ROSNER JOANNA ; COHEN GUY M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014141618A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>GOMA SHERIF A</creatorcontrib><creatorcontrib>TREWHELLA JEANNINE M</creatorcontrib><creatorcontrib>CORDES STEVEN A</creatorcontrib><creatorcontrib>ROSNER JOANNA</creatorcontrib><creatorcontrib>COHEN GUY M</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GOMA SHERIF A</au><au>TREWHELLA JEANNINE M</au><au>CORDES STEVEN A</au><au>ROSNER JOANNA</au><au>COHEN GUY M</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PROCESSING FOR OVERCOMING EXTREME TOPOGRAPHY</title><date>2014-05-22</date><risdate>2014</risdate><abstract>A process for overcoming extreme topographies by first planarizing a cavity in a semiconductor substrate in order to create a planar surface for subsequent lithography processing. As a result of the planarizing process for extreme topographies, subsequent lithography processing is enabled including the deposition of features in close proximity to extreme topographic surfaces (e.g., deep cavities or channels) and, including the deposition of features within a cavity. In a first embodiment, the process for planarizing a cavity in a semiconductor substrate includes the application of dry film resists having high chemical resistance. In a second embodiment, the process for planarizing a cavity includes the filling of cavity using materials such as polymers, spin on glasses, and metallurgy.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2014141618A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title PROCESSING FOR OVERCOMING EXTREME TOPOGRAPHY
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T07%3A09%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GOMA%20SHERIF%20A&rft.date=2014-05-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014141618A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true