MULTILEVEL ELECTRONIC POWER CONVERTER
The invention relates to a multilevel electronic power converter for n output voltage levels with a positive branch (POS) with a positive DC voltage terminal (1), a negative branch (NEG) with a negative DC voltage terminal (2), and an AC voltage terminal (3) connected to the positive branch (POS) an...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LÓPEZ TABERNA JESÚS ZABALETA MAEZTU MIKEL BURGUETE ARCHEL EDUARDO |
description | The invention relates to a multilevel electronic power converter for n output voltage levels with a positive branch (POS) with a positive DC voltage terminal (1), a negative branch (NEG) with a negative DC voltage terminal (2), and an AC voltage terminal (3) connected to the positive branch (POS) and to the negative branch (NEG); at least two DC bus capacitors (4) interconnected between the positive DC voltage terminal (1) and negative DC voltage terminal (2) and an intermediate DC voltage terminal (5) connected between the two DC bus capacitors (4); at least two first external semiconductors (6) and at least two second external semiconductors (7) with respective antiparallel diodes connected in series, respectively, in the positive (POS) and negative (NEG) branches between the DC voltage terminal (1, 2) and the AC voltage terminal (3); at least one high-current DC capacitor (11) connected between the positive (POS) and negative (NEG) branches, and at least two high-frequency low-current capacitors (12, 13, 14) connected between the positive (POS) and negative (NEG) branches; an internal branch (INT) connected in parallel with each high-current DC capacitor (11) comprising at least two internal semiconductors (9) with antiparallel diodes connected in series between them and to an intermediate terminal (10); at least one intermediate semiconductor (8) formed by two controlled semiconductors with antiparallel diodes and connected in anti-series, connected between the intermediate DC voltage terminal (5) and the intermediate terminal (10). |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014132068A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014132068A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014132068A13</originalsourceid><addsrcrecordid>eNrjZFD1DfUJ8fRxDXP1UXD1cXUOCfL383RWCPAPdw1ScPb3C3MNCnEN4mFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGJobGRgZmFo6GxsSpAgBTgiSG</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTILEVEL ELECTRONIC POWER CONVERTER</title><source>esp@cenet</source><creator>LÓPEZ TABERNA JESÚS ; ZABALETA MAEZTU MIKEL ; BURGUETE ARCHEL EDUARDO</creator><creatorcontrib>LÓPEZ TABERNA JESÚS ; ZABALETA MAEZTU MIKEL ; BURGUETE ARCHEL EDUARDO</creatorcontrib><description>The invention relates to a multilevel electronic power converter for n output voltage levels with a positive branch (POS) with a positive DC voltage terminal (1), a negative branch (NEG) with a negative DC voltage terminal (2), and an AC voltage terminal (3) connected to the positive branch (POS) and to the negative branch (NEG); at least two DC bus capacitors (4) interconnected between the positive DC voltage terminal (1) and negative DC voltage terminal (2) and an intermediate DC voltage terminal (5) connected between the two DC bus capacitors (4); at least two first external semiconductors (6) and at least two second external semiconductors (7) with respective antiparallel diodes connected in series, respectively, in the positive (POS) and negative (NEG) branches between the DC voltage terminal (1, 2) and the AC voltage terminal (3); at least one high-current DC capacitor (11) connected between the positive (POS) and negative (NEG) branches, and at least two high-frequency low-current capacitors (12, 13, 14) connected between the positive (POS) and negative (NEG) branches; an internal branch (INT) connected in parallel with each high-current DC capacitor (11) comprising at least two internal semiconductors (9) with antiparallel diodes connected in series between them and to an intermediate terminal (10); at least one intermediate semiconductor (8) formed by two controlled semiconductors with antiparallel diodes and connected in anti-series, connected between the intermediate DC voltage terminal (5) and the intermediate terminal (10).</description><language>eng</language><subject>CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTINGELECTRIC POWER ; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ; ELECTRICITY ; GENERATION ; SYSTEMS FOR STORING ELECTRIC ENERGY</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140515&DB=EPODOC&CC=US&NR=2014132068A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140515&DB=EPODOC&CC=US&NR=2014132068A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LÓPEZ TABERNA JESÚS</creatorcontrib><creatorcontrib>ZABALETA MAEZTU MIKEL</creatorcontrib><creatorcontrib>BURGUETE ARCHEL EDUARDO</creatorcontrib><title>MULTILEVEL ELECTRONIC POWER CONVERTER</title><description>The invention relates to a multilevel electronic power converter for n output voltage levels with a positive branch (POS) with a positive DC voltage terminal (1), a negative branch (NEG) with a negative DC voltage terminal (2), and an AC voltage terminal (3) connected to the positive branch (POS) and to the negative branch (NEG); at least two DC bus capacitors (4) interconnected between the positive DC voltage terminal (1) and negative DC voltage terminal (2) and an intermediate DC voltage terminal (5) connected between the two DC bus capacitors (4); at least two first external semiconductors (6) and at least two second external semiconductors (7) with respective antiparallel diodes connected in series, respectively, in the positive (POS) and negative (NEG) branches between the DC voltage terminal (1, 2) and the AC voltage terminal (3); at least one high-current DC capacitor (11) connected between the positive (POS) and negative (NEG) branches, and at least two high-frequency low-current capacitors (12, 13, 14) connected between the positive (POS) and negative (NEG) branches; an internal branch (INT) connected in parallel with each high-current DC capacitor (11) comprising at least two internal semiconductors (9) with antiparallel diodes connected in series between them and to an intermediate terminal (10); at least one intermediate semiconductor (8) formed by two controlled semiconductors with antiparallel diodes and connected in anti-series, connected between the intermediate DC voltage terminal (5) and the intermediate terminal (10).</description><subject>CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTINGELECTRIC POWER</subject><subject>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</subject><subject>ELECTRICITY</subject><subject>GENERATION</subject><subject>SYSTEMS FOR STORING ELECTRIC ENERGY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFD1DfUJ8fRxDXP1UXD1cXUOCfL383RWCPAPdw1ScPb3C3MNCnEN4mFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGJobGRgZmFo6GxsSpAgBTgiSG</recordid><startdate>20140515</startdate><enddate>20140515</enddate><creator>LÓPEZ TABERNA JESÚS</creator><creator>ZABALETA MAEZTU MIKEL</creator><creator>BURGUETE ARCHEL EDUARDO</creator><scope>EVB</scope></search><sort><creationdate>20140515</creationdate><title>MULTILEVEL ELECTRONIC POWER CONVERTER</title><author>LÓPEZ TABERNA JESÚS ; ZABALETA MAEZTU MIKEL ; BURGUETE ARCHEL EDUARDO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014132068A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTINGELECTRIC POWER</topic><topic>CONVERSION OR DISTRIBUTION OF ELECTRIC POWER</topic><topic>ELECTRICITY</topic><topic>GENERATION</topic><topic>SYSTEMS FOR STORING ELECTRIC ENERGY</topic><toplevel>online_resources</toplevel><creatorcontrib>LÓPEZ TABERNA JESÚS</creatorcontrib><creatorcontrib>ZABALETA MAEZTU MIKEL</creatorcontrib><creatorcontrib>BURGUETE ARCHEL EDUARDO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LÓPEZ TABERNA JESÚS</au><au>ZABALETA MAEZTU MIKEL</au><au>BURGUETE ARCHEL EDUARDO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTILEVEL ELECTRONIC POWER CONVERTER</title><date>2014-05-15</date><risdate>2014</risdate><abstract>The invention relates to a multilevel electronic power converter for n output voltage levels with a positive branch (POS) with a positive DC voltage terminal (1), a negative branch (NEG) with a negative DC voltage terminal (2), and an AC voltage terminal (3) connected to the positive branch (POS) and to the negative branch (NEG); at least two DC bus capacitors (4) interconnected between the positive DC voltage terminal (1) and negative DC voltage terminal (2) and an intermediate DC voltage terminal (5) connected between the two DC bus capacitors (4); at least two first external semiconductors (6) and at least two second external semiconductors (7) with respective antiparallel diodes connected in series, respectively, in the positive (POS) and negative (NEG) branches between the DC voltage terminal (1, 2) and the AC voltage terminal (3); at least one high-current DC capacitor (11) connected between the positive (POS) and negative (NEG) branches, and at least two high-frequency low-current capacitors (12, 13, 14) connected between the positive (POS) and negative (NEG) branches; an internal branch (INT) connected in parallel with each high-current DC capacitor (11) comprising at least two internal semiconductors (9) with antiparallel diodes connected in series between them and to an intermediate terminal (10); at least one intermediate semiconductor (8) formed by two controlled semiconductors with antiparallel diodes and connected in anti-series, connected between the intermediate DC voltage terminal (5) and the intermediate terminal (10).</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2014132068A1 |
source | esp@cenet |
subjects | CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTINGELECTRIC POWER CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRICITY GENERATION SYSTEMS FOR STORING ELECTRIC ENERGY |
title | MULTILEVEL ELECTRONIC POWER CONVERTER |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T02%3A25%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=L%C3%93PEZ%20TABERNA%20JES%C3%9AS&rft.date=2014-05-15&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014132068A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |