METHOD AND APPARATUS FOR REDUCING READ DISTURB IN MEMORY

Various aspects of a NAND memory include a control circuit that applies a read bias arrangement to a plurality of word lines to read a selected data value stored on a plurality of memory cells by measuring current flowing between the first end and the second end of the series of memory cells. The re...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	LIU TSENG-YI, HUNG CHUN HSIUNG, HUNG SHUO-NAN
Format:	Patent
Sprache:	eng
Schlagworte:	INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	LIU TSENG-YI HUNG CHUN HSIUNG HUNG SHUO-NAN
description	Various aspects of a NAND memory include a control circuit that applies a read bias arrangement to a plurality of word lines to read a selected data value stored on a plurality of memory cells by measuring current flowing between the first end and the second end of the series of memory cells. The read bias arrangement is applied to word lines of the plurality of word lines applies only word line voltages less than a second maximum of a second threshold voltage distribution.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014098616A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014098616A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014098616A13</originalsourceid><addsrcrecordid>eNrjZLDwdQ3x8HdRcPQD4oAAxyDHkNBgBTf_IIUgV5dQZ08_dyDD0UXBxTM4JDTIScHTT8HX1dc_KJKHgTUtMac4lRdKczMou7mGOHvophbkx6cWFyQmp-allsSHBhsZGJoYWFqYGZo5GhoTpwoA7qkpQw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD AND APPARATUS FOR REDUCING READ DISTURB IN MEMORY</title><source>esp@cenet</source><creator>LIU TSENG-YI ; HUNG CHUN HSIUNG ; HUNG SHUO-NAN</creator><creatorcontrib>LIU TSENG-YI ; HUNG CHUN HSIUNG ; HUNG SHUO-NAN</creatorcontrib><description>Various aspects of a NAND memory include a control circuit that applies a read bias arrangement to a plurality of word lines to read a selected data value stored on a plurality of memory cells by measuring current flowing between the first end and the second end of the series of memory cells. The read bias arrangement is applied to word lines of the plurality of word lines applies only word line voltages less than a second maximum of a second threshold voltage distribution.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140410&DB=EPODOC&CC=US&NR=2014098616A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140410&DB=EPODOC&CC=US&NR=2014098616A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIU TSENG-YI</creatorcontrib><creatorcontrib>HUNG CHUN HSIUNG</creatorcontrib><creatorcontrib>HUNG SHUO-NAN</creatorcontrib><title>METHOD AND APPARATUS FOR REDUCING READ DISTURB IN MEMORY</title><description>Various aspects of a NAND memory include a control circuit that applies a read bias arrangement to a plurality of word lines to read a selected data value stored on a plurality of memory cells by measuring current flowing between the first end and the second end of the series of memory cells. The read bias arrangement is applied to word lines of the plurality of word lines applies only word line voltages less than a second maximum of a second threshold voltage distribution.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDwdQ3x8HdRcPQD4oAAxyDHkNBgBTf_IIUgV5dQZ08_dyDD0UXBxTM4JDTIScHTT8HX1dc_KJKHgTUtMac4lRdKczMou7mGOHvophbkx6cWFyQmp-allsSHBhsZGJoYWFqYGZo5GhoTpwoA7qkpQw</recordid><startdate>20140410</startdate><enddate>20140410</enddate><creator>LIU TSENG-YI</creator><creator>HUNG CHUN HSIUNG</creator><creator>HUNG SHUO-NAN</creator><scope>EVB</scope></search><sort><creationdate>20140410</creationdate><title>METHOD AND APPARATUS FOR REDUCING READ DISTURB IN MEMORY</title><author>LIU TSENG-YI ; HUNG CHUN HSIUNG ; HUNG SHUO-NAN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014098616A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>LIU TSENG-YI</creatorcontrib><creatorcontrib>HUNG CHUN HSIUNG</creatorcontrib><creatorcontrib>HUNG SHUO-NAN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIU TSENG-YI</au><au>HUNG CHUN HSIUNG</au><au>HUNG SHUO-NAN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD AND APPARATUS FOR REDUCING READ DISTURB IN MEMORY</title><date>2014-04-10</date><risdate>2014</risdate><abstract>Various aspects of a NAND memory include a control circuit that applies a read bias arrangement to a plurality of word lines to read a selected data value stored on a plurality of memory cells by measuring current flowing between the first end and the second end of the series of memory cells. The read bias arrangement is applied to word lines of the plurality of word lines applies only word line voltages less than a second maximum of a second threshold voltage distribution.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2014098616A1
source	esp@cenet
subjects	INFORMATION STORAGE PHYSICS STATIC STORES
title	METHOD AND APPARATUS FOR REDUCING READ DISTURB IN MEMORY
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-21T04%3A43%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIU%20TSENG-YI&rft.date=2014-04-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014098616A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true