Methods and Apparatus for Providing Bit-Reversal and Multicast Functions Utilizing DMA Controller

Methods and Apparatus for Providing Bit-Reversal and Multicast Functions Utilizing DMA Controller

Techniques for providing improved data distribution to and collection from multiple memories are described. Such memories are often associated with and local to processing elements (PEs) within an array processor. Improved data transfer control within a data processing system provides support for ra...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PITSIANIS NIKOS P, BARRY EDWIN F, COOPMAN KEVIN
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PITSIANIS NIKOS P
BARRY EDWIN F
COOPMAN KEVIN
description Techniques for providing improved data distribution to and collection from multiple memories are described. Such memories are often associated with and local to processing elements (PEs) within an array processor. Improved data transfer control within a data processing system provides support for radix 2, 4 and 8 fast Fourier transform (FFT) algorithms through data reordering or bit-reversed addressing across multiple PEs, carried out concurrently with FFT computation on a digital signal processor (DSP) array by a DMA unit. Parallel data distribution and collection through forms of multicast and packet-gather operations are also supported.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014075081A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014075081A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014075081A13</originalsourceid><addsrcrecordid>eNqNyjsKwkAQANA0FqLeYcA6kPhB2xgNNgFRU4dhM9GBZWfZnaTw9KJ4AKvXvGmCNelTugjoOii8x4A6ROglwCXIyB27BxxY0yuNFCLab6wHq2wwKlSDM8riIjTKll-ffqwLKMVpEGspzJNJjzbS4ucsWVane3lOyUtL0aMhR9o2t1WWb7LdNtvnRb7-b70BwR4-LA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods and Apparatus for Providing Bit-Reversal and Multicast Functions Utilizing DMA Controller</title><source>esp@cenet</source><creator>PITSIANIS NIKOS P ; BARRY EDWIN F ; COOPMAN KEVIN</creator><creatorcontrib>PITSIANIS NIKOS P ; BARRY EDWIN F ; COOPMAN KEVIN</creatorcontrib><description>Techniques for providing improved data distribution to and collection from multiple memories are described. Such memories are often associated with and local to processing elements (PEs) within an array processor. Improved data transfer control within a data processing system provides support for radix 2, 4 and 8 fast Fourier transform (FFT) algorithms through data reordering or bit-reversed addressing across multiple PEs, carried out concurrently with FFT computation on a digital signal processor (DSP) array by a DMA unit. Parallel data distribution and collection through forms of multicast and packet-gather operations are also supported.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140313&amp;DB=EPODOC&amp;CC=US&amp;NR=2014075081A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20140313&amp;DB=EPODOC&amp;CC=US&amp;NR=2014075081A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PITSIANIS NIKOS P</creatorcontrib><creatorcontrib>BARRY EDWIN F</creatorcontrib><creatorcontrib>COOPMAN KEVIN</creatorcontrib><title>Methods and Apparatus for Providing Bit-Reversal and Multicast Functions Utilizing DMA Controller</title><description>Techniques for providing improved data distribution to and collection from multiple memories are described. Such memories are often associated with and local to processing elements (PEs) within an array processor. Improved data transfer control within a data processing system provides support for radix 2, 4 and 8 fast Fourier transform (FFT) algorithms through data reordering or bit-reversed addressing across multiple PEs, carried out concurrently with FFT computation on a digital signal processor (DSP) array by a DMA unit. Parallel data distribution and collection through forms of multicast and packet-gather operations are also supported.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjsKwkAQANA0FqLeYcA6kPhB2xgNNgFRU4dhM9GBZWfZnaTw9KJ4AKvXvGmCNelTugjoOii8x4A6ROglwCXIyB27BxxY0yuNFCLab6wHq2wwKlSDM8riIjTKll-ffqwLKMVpEGspzJNJjzbS4ucsWVane3lOyUtL0aMhR9o2t1WWb7LdNtvnRb7-b70BwR4-LA</recordid><startdate>20140313</startdate><enddate>20140313</enddate><creator>PITSIANIS NIKOS P</creator><creator>BARRY EDWIN F</creator><creator>COOPMAN KEVIN</creator><scope>EVB</scope></search><sort><creationdate>20140313</creationdate><title>Methods and Apparatus for Providing Bit-Reversal and Multicast Functions Utilizing DMA Controller</title><author>PITSIANIS NIKOS P ; BARRY EDWIN F ; COOPMAN KEVIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014075081A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>PITSIANIS NIKOS P</creatorcontrib><creatorcontrib>BARRY EDWIN F</creatorcontrib><creatorcontrib>COOPMAN KEVIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PITSIANIS NIKOS P</au><au>BARRY EDWIN F</au><au>COOPMAN KEVIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods and Apparatus for Providing Bit-Reversal and Multicast Functions Utilizing DMA Controller</title><date>2014-03-13</date><risdate>2014</risdate><abstract>Techniques for providing improved data distribution to and collection from multiple memories are described. Such memories are often associated with and local to processing elements (PEs) within an array processor. Improved data transfer control within a data processing system provides support for radix 2, 4 and 8 fast Fourier transform (FFT) algorithms through data reordering or bit-reversed addressing across multiple PEs, carried out concurrently with FFT computation on a digital signal processor (DSP) array by a DMA unit. Parallel data distribution and collection through forms of multicast and packet-gather operations are also supported.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2014075081A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Methods and Apparatus for Providing Bit-Reversal and Multicast Functions Utilizing DMA Controller
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-20T22%3A27%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PITSIANIS%20NIKOS%20P&rft.date=2014-03-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014075081A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true