Fault Tolerant Integrated Circuit Architecture
The exemplary embodiments provide a resilient integrated circuit. An exemplary IC comprises a plurality of composite circuit elements, a state machine element (SME), and a plurality of communication elements. Each composite circuit element comprises an element interface and a selected circuit elemen...
Gespeichert in:
Hauptverfasser: | , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | PLUNKETT ROBERT KELEM STEVEN HENNICK BOX BRIAN A WATSON JOHN L WEIN ENNO FURCINITI CHARLES A CUMMINS JAIME C WASSON STEPHEN L |
description | The exemplary embodiments provide a resilient integrated circuit. An exemplary IC comprises a plurality of composite circuit elements, a state machine element (SME), and a plurality of communication elements. Each composite circuit element comprises an element interface and a selected circuit element which may vary by element type, and which may be configurable. The state machine element assigns various functions based on element type, such as assigning a first configuration to a first element type, assigning a second configuration to a second element type, and providing a first data link for the corresponding assignments. In response to detection of a fault or failure, the state machine element re-assigns the first configuration to another composite circuit element and creates a second data link for performance of the same function. The assignment, routing, fault detection, and re-assignment and data re-routing can occur in real time for a wide variety of programs and algorithms, providing for the IC to continue the same functioning despite defects which may arise during operation. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014062526A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014062526A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014062526A13</originalsourceid><addsrcrecordid>eNrjZNBzSyzNKVEIyc9JLUrMK1HwzCtJTS9KLElNUXDOLEouzSxRcCxKzsgsSU0uKS1K5WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGJgZmRqZGZo6GxsSpAgClAiuD</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Fault Tolerant Integrated Circuit Architecture</title><source>esp@cenet</source><creator>PLUNKETT ROBERT ; KELEM STEVEN HENNICK ; BOX BRIAN A ; WATSON JOHN L ; WEIN ENNO ; FURCINITI CHARLES A ; CUMMINS JAIME C ; WASSON STEPHEN L</creator><creatorcontrib>PLUNKETT ROBERT ; KELEM STEVEN HENNICK ; BOX BRIAN A ; WATSON JOHN L ; WEIN ENNO ; FURCINITI CHARLES A ; CUMMINS JAIME C ; WASSON STEPHEN L</creatorcontrib><description>The exemplary embodiments provide a resilient integrated circuit. An exemplary IC comprises a plurality of composite circuit elements, a state machine element (SME), and a plurality of communication elements. Each composite circuit element comprises an element interface and a selected circuit element which may vary by element type, and which may be configurable. The state machine element assigns various functions based on element type, such as assigning a first configuration to a first element type, assigning a second configuration to a second element type, and providing a first data link for the corresponding assignments. In response to detection of a fault or failure, the state machine element re-assigns the first configuration to another composite circuit element and creates a second data link for performance of the same function. The assignment, routing, fault detection, and re-assignment and data re-routing can occur in real time for a wide variety of programs and algorithms, providing for the IC to continue the same functioning despite defects which may arise during operation.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140306&DB=EPODOC&CC=US&NR=2014062526A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140306&DB=EPODOC&CC=US&NR=2014062526A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PLUNKETT ROBERT</creatorcontrib><creatorcontrib>KELEM STEVEN HENNICK</creatorcontrib><creatorcontrib>BOX BRIAN A</creatorcontrib><creatorcontrib>WATSON JOHN L</creatorcontrib><creatorcontrib>WEIN ENNO</creatorcontrib><creatorcontrib>FURCINITI CHARLES A</creatorcontrib><creatorcontrib>CUMMINS JAIME C</creatorcontrib><creatorcontrib>WASSON STEPHEN L</creatorcontrib><title>Fault Tolerant Integrated Circuit Architecture</title><description>The exemplary embodiments provide a resilient integrated circuit. An exemplary IC comprises a plurality of composite circuit elements, a state machine element (SME), and a plurality of communication elements. Each composite circuit element comprises an element interface and a selected circuit element which may vary by element type, and which may be configurable. The state machine element assigns various functions based on element type, such as assigning a first configuration to a first element type, assigning a second configuration to a second element type, and providing a first data link for the corresponding assignments. In response to detection of a fault or failure, the state machine element re-assigns the first configuration to another composite circuit element and creates a second data link for performance of the same function. The assignment, routing, fault detection, and re-assignment and data re-routing can occur in real time for a wide variety of programs and algorithms, providing for the IC to continue the same functioning despite defects which may arise during operation.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBzSyzNKVEIyc9JLUrMK1HwzCtJTS9KLElNUXDOLEouzSxRcCxKzsgsSU0uKS1K5WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGJgZmRqZGZo6GxsSpAgClAiuD</recordid><startdate>20140306</startdate><enddate>20140306</enddate><creator>PLUNKETT ROBERT</creator><creator>KELEM STEVEN HENNICK</creator><creator>BOX BRIAN A</creator><creator>WATSON JOHN L</creator><creator>WEIN ENNO</creator><creator>FURCINITI CHARLES A</creator><creator>CUMMINS JAIME C</creator><creator>WASSON STEPHEN L</creator><scope>EVB</scope></search><sort><creationdate>20140306</creationdate><title>Fault Tolerant Integrated Circuit Architecture</title><author>PLUNKETT ROBERT ; KELEM STEVEN HENNICK ; BOX BRIAN A ; WATSON JOHN L ; WEIN ENNO ; FURCINITI CHARLES A ; CUMMINS JAIME C ; WASSON STEPHEN L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014062526A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>PLUNKETT ROBERT</creatorcontrib><creatorcontrib>KELEM STEVEN HENNICK</creatorcontrib><creatorcontrib>BOX BRIAN A</creatorcontrib><creatorcontrib>WATSON JOHN L</creatorcontrib><creatorcontrib>WEIN ENNO</creatorcontrib><creatorcontrib>FURCINITI CHARLES A</creatorcontrib><creatorcontrib>CUMMINS JAIME C</creatorcontrib><creatorcontrib>WASSON STEPHEN L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PLUNKETT ROBERT</au><au>KELEM STEVEN HENNICK</au><au>BOX BRIAN A</au><au>WATSON JOHN L</au><au>WEIN ENNO</au><au>FURCINITI CHARLES A</au><au>CUMMINS JAIME C</au><au>WASSON STEPHEN L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Fault Tolerant Integrated Circuit Architecture</title><date>2014-03-06</date><risdate>2014</risdate><abstract>The exemplary embodiments provide a resilient integrated circuit. An exemplary IC comprises a plurality of composite circuit elements, a state machine element (SME), and a plurality of communication elements. Each composite circuit element comprises an element interface and a selected circuit element which may vary by element type, and which may be configurable. The state machine element assigns various functions based on element type, such as assigning a first configuration to a first element type, assigning a second configuration to a second element type, and providing a first data link for the corresponding assignments. In response to detection of a fault or failure, the state machine element re-assigns the first configuration to another composite circuit element and creates a second data link for performance of the same function. The assignment, routing, fault detection, and re-assignment and data re-routing can occur in real time for a wide variety of programs and algorithms, providing for the IC to continue the same functioning despite defects which may arise during operation.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2014062526A1 |
source | esp@cenet |
subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
title | Fault Tolerant Integrated Circuit Architecture |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T00%3A35%3A49IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PLUNKETT%20ROBERT&rft.date=2014-03-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014062526A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |