SOLID-STATE ELECTROLYTIC CAPACITOR MANUFACTURING METHOD AND SOLID-STATE ELECTROLYTIC CAPACITOR
A solid electrolytic capacitor having grooves provided in a valve-acting metal substrate that includes a porous surface part and a non-porous body part, the bottoms of the grooves being non-porous. The valve-acting metal substrate is divided into a plurality of unit regions by the grooves, and defin...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KUROMI HITOSHI MATSUSHITA EMI KOSHIDO YOSHIHIRO FUJIMOTO KOJI UENO TARO |
description | A solid electrolytic capacitor having grooves provided in a valve-acting metal substrate that includes a porous surface part and a non-porous body part, the bottoms of the grooves being non-porous. The valve-acting metal substrate is divided into a plurality of unit regions by the grooves, and define cathode layer formation parts in the porous surface parts for each unit region. A dielectric layer covers the surfaces of the cathode layer formation parts of the valve-acting metal substrate and the grooves between the cathode layer formation parts. A solid electrolyte layer and a cathode extraction layer cover the surface of the dielectric layer, thereby providing a sheet in which a plurality of solid electrolytic capacitor elements are prepared integrally with the grooves interposed therebetween. The sheet is cut at the grooves, and a dielectric layer is formed on the cut surfaces located around the cathode layer formation parts. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014036417A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014036417A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014036417A13</originalsourceid><addsrcrecordid>eNrjZIgL9vfxdNENDnEMcVVw9XF1Dgny94kM8XRWcHYMcHT2DPEPUvB19At1c3QOCQ3y9HNX8HUN8fB3UXD0c1EgrJeHgTUtMac4lRdKczMou7mGOHvophbkx6cWFyQmp-allsSHBhsZGJoYGJuZGJo7GhoTpwoAJv40PQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SOLID-STATE ELECTROLYTIC CAPACITOR MANUFACTURING METHOD AND SOLID-STATE ELECTROLYTIC CAPACITOR</title><source>esp@cenet</source><creator>KUROMI HITOSHI ; MATSUSHITA EMI ; KOSHIDO YOSHIHIRO ; FUJIMOTO KOJI ; UENO TARO</creator><creatorcontrib>KUROMI HITOSHI ; MATSUSHITA EMI ; KOSHIDO YOSHIHIRO ; FUJIMOTO KOJI ; UENO TARO</creatorcontrib><description>A solid electrolytic capacitor having grooves provided in a valve-acting metal substrate that includes a porous surface part and a non-porous body part, the bottoms of the grooves being non-porous. The valve-acting metal substrate is divided into a plurality of unit regions by the grooves, and define cathode layer formation parts in the porous surface parts for each unit region. A dielectric layer covers the surfaces of the cathode layer formation parts of the valve-acting metal substrate and the grooves between the cathode layer formation parts. A solid electrolyte layer and a cathode extraction layer cover the surface of the dielectric layer, thereby providing a sheet in which a plurality of solid electrolytic capacitor elements are prepared integrally with the grooves interposed therebetween. The sheet is cut at the grooves, and a dielectric layer is formed on the cut surfaces located around the cathode layer formation parts.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CAPACITORS ; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE ; ELECTRICITY ; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC ; GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS ; TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION ; TECHNICAL SUBJECTS COVERED BY FORMER USPC ; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140206&DB=EPODOC&CC=US&NR=2014036417A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140206&DB=EPODOC&CC=US&NR=2014036417A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUROMI HITOSHI</creatorcontrib><creatorcontrib>MATSUSHITA EMI</creatorcontrib><creatorcontrib>KOSHIDO YOSHIHIRO</creatorcontrib><creatorcontrib>FUJIMOTO KOJI</creatorcontrib><creatorcontrib>UENO TARO</creatorcontrib><title>SOLID-STATE ELECTROLYTIC CAPACITOR MANUFACTURING METHOD AND SOLID-STATE ELECTROLYTIC CAPACITOR</title><description>A solid electrolytic capacitor having grooves provided in a valve-acting metal substrate that includes a porous surface part and a non-porous body part, the bottoms of the grooves being non-porous. The valve-acting metal substrate is divided into a plurality of unit regions by the grooves, and define cathode layer formation parts in the porous surface parts for each unit region. A dielectric layer covers the surfaces of the cathode layer formation parts of the valve-acting metal substrate and the grooves between the cathode layer formation parts. A solid electrolyte layer and a cathode extraction layer cover the surface of the dielectric layer, thereby providing a sheet in which a plurality of solid electrolytic capacitor elements are prepared integrally with the grooves interposed therebetween. The sheet is cut at the grooves, and a dielectric layer is formed on the cut surfaces located around the cathode layer formation parts.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CAPACITORS</subject><subject>CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE</subject><subject>ELECTRICITY</subject><subject>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</subject><subject>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC</subject><subject>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZIgL9vfxdNENDnEMcVVw9XF1Dgny94kM8XRWcHYMcHT2DPEPUvB19At1c3QOCQ3y9HNX8HUN8fB3UXD0c1EgrJeHgTUtMac4lRdKczMou7mGOHvophbkx6cWFyQmp-allsSHBhsZGJoYGJuZGJo7GhoTpwoAJv40PQ</recordid><startdate>20140206</startdate><enddate>20140206</enddate><creator>KUROMI HITOSHI</creator><creator>MATSUSHITA EMI</creator><creator>KOSHIDO YOSHIHIRO</creator><creator>FUJIMOTO KOJI</creator><creator>UENO TARO</creator><scope>EVB</scope></search><sort><creationdate>20140206</creationdate><title>SOLID-STATE ELECTROLYTIC CAPACITOR MANUFACTURING METHOD AND SOLID-STATE ELECTROLYTIC CAPACITOR</title><author>KUROMI HITOSHI ; MATSUSHITA EMI ; KOSHIDO YOSHIHIRO ; FUJIMOTO KOJI ; UENO TARO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014036417A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CAPACITORS</topic><topic>CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE</topic><topic>ELECTRICITY</topic><topic>GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC</topic><topic>GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC</topic><topic>TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS</topic><toplevel>online_resources</toplevel><creatorcontrib>KUROMI HITOSHI</creatorcontrib><creatorcontrib>MATSUSHITA EMI</creatorcontrib><creatorcontrib>KOSHIDO YOSHIHIRO</creatorcontrib><creatorcontrib>FUJIMOTO KOJI</creatorcontrib><creatorcontrib>UENO TARO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUROMI HITOSHI</au><au>MATSUSHITA EMI</au><au>KOSHIDO YOSHIHIRO</au><au>FUJIMOTO KOJI</au><au>UENO TARO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SOLID-STATE ELECTROLYTIC CAPACITOR MANUFACTURING METHOD AND SOLID-STATE ELECTROLYTIC CAPACITOR</title><date>2014-02-06</date><risdate>2014</risdate><abstract>A solid electrolytic capacitor having grooves provided in a valve-acting metal substrate that includes a porous surface part and a non-porous body part, the bottoms of the grooves being non-porous. The valve-acting metal substrate is divided into a plurality of unit regions by the grooves, and define cathode layer formation parts in the porous surface parts for each unit region. A dielectric layer covers the surfaces of the cathode layer formation parts of the valve-acting metal substrate and the grooves between the cathode layer formation parts. A solid electrolyte layer and a cathode extraction layer cover the surface of the dielectric layer, thereby providing a sheet in which a plurality of solid electrolytic capacitor elements are prepared integrally with the grooves interposed therebetween. The sheet is cut at the grooves, and a dielectric layer is formed on the cut surfaces located around the cathode layer formation parts.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2014036417A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS CAPACITORS CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES ORLIGHT-SENSITIVE DEVICES, OF THE ELECTROLYTIC TYPE ELECTRICITY GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION TECHNICAL SUBJECTS COVERED BY FORMER USPC TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS |
title | SOLID-STATE ELECTROLYTIC CAPACITOR MANUFACTURING METHOD AND SOLID-STATE ELECTROLYTIC CAPACITOR |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T00%3A26%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUROMI%20HITOSHI&rft.date=2014-02-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014036417A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |