SEMICONDUCTOR MEMORY APPARATUS AND METHOD OF OPERATING USING THE SAME

A semiconductor memory apparatus includes a resistive memory cell coupled between a bit line and a bit line bar; a control unit configured to couple the bit line to a first node and apply a reference voltage to a second node in response to a first sense amplifier enable signal and a second sense amp...

Ausführliche Beschreibung

Bibliographische Detailangaben

1. Verfasser:	RHO KWANG MYOUNG
Format:	Patent
Sprache:	eng
Schlagworte:	INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!