Gate array architecture with multiple programmable regions

An integrated circuit includes a gate array layer having a two-dimensional array of logic gates, each logic gate including multiple transistors. At least one upper template-based metal layer is coupled to the gate array layer and is configured to define at least one of a power distribution network,...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	PARK JONATHAN C, TEE KOK SIONG, WERFELLI SALAH M, KANG WEIZHI, LEE JEREMY JIA JIAN, HOOI WAN TAT
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRIC ELEMENTS CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PHYSICS SEMICONDUCTOR DEVICES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	PARK JONATHAN C TEE KOK SIONG WERFELLI SALAH M KANG WEIZHI LEE JEREMY JIA JIAN HOOI WAN TAT
description	An integrated circuit includes a gate array layer having a two-dimensional array of logic gates, each logic gate including multiple transistors. At least one upper template-based metal layer is coupled to the gate array layer and is configured to define at least one of a power distribution network, a clock network and a global signal network. A configuration of traces attic upper template-based metal layer is at least mainly predetermined prior to design of the integrated circuit.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2013334576A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2013334576A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2013334576A13</originalsourceid><addsrcrecordid>eNrjZLByTyxJVUgsKkqsBJLJGZklqcklpUWpCuWZJRkKuaU5JZkFOakKBUX56UWJubmJSUBOUWp6Zn5eMQ8Da1piTnEqL5TmZlB2cw1x9tBNLciPTy0uSExOzUstiQ8NNjIwNDY2NjE1N3M0NCZOFQByczCU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Gate array architecture with multiple programmable regions</title><source>esp@cenet</source><creator>PARK JONATHAN C ; TEE KOK SIONG ; WERFELLI SALAH M ; KANG WEIZHI ; LEE JEREMY JIA JIAN ; HOOI WAN TAT</creator><creatorcontrib>PARK JONATHAN C ; TEE KOK SIONG ; WERFELLI SALAH M ; KANG WEIZHI ; LEE JEREMY JIA JIAN ; HOOI WAN TAT</creatorcontrib><description>An integrated circuit includes a gate array layer having a two-dimensional array of logic gates, each logic gate including multiple transistors. At least one upper template-based metal layer is coupled to the gate array layer and is configured to define at least one of a power distribution network, a clock network and a global signal network. A configuration of traces attic upper template-based metal layer is at least mainly predetermined prior to design of the integrated circuit.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PHYSICS ; SEMICONDUCTOR DEVICES</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20131219&DB=EPODOC&CC=US&NR=2013334576A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20131219&DB=EPODOC&CC=US&NR=2013334576A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PARK JONATHAN C</creatorcontrib><creatorcontrib>TEE KOK SIONG</creatorcontrib><creatorcontrib>WERFELLI SALAH M</creatorcontrib><creatorcontrib>KANG WEIZHI</creatorcontrib><creatorcontrib>LEE JEREMY JIA JIAN</creatorcontrib><creatorcontrib>HOOI WAN TAT</creatorcontrib><title>Gate array architecture with multiple programmable regions</title><description>An integrated circuit includes a gate array layer having a two-dimensional array of logic gates, each logic gate including multiple transistors. At least one upper template-based metal layer is coupled to the gate array layer and is configured to define at least one of a power distribution network, a clock network and a global signal network. A configuration of traces attic upper template-based metal layer is at least mainly predetermined prior to design of the integrated circuit.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLByTyxJVUgsKkqsBJLJGZklqcklpUWpCuWZJRkKuaU5JZkFOakKBUX56UWJubmJSUBOUWp6Zn5eMQ8Da1piTnEqL5TmZlB2cw1x9tBNLciPTy0uSExOzUstiQ8NNjIwNDY2NjE1N3M0NCZOFQByczCU</recordid><startdate>20131219</startdate><enddate>20131219</enddate><creator>PARK JONATHAN C</creator><creator>TEE KOK SIONG</creator><creator>WERFELLI SALAH M</creator><creator>KANG WEIZHI</creator><creator>LEE JEREMY JIA JIAN</creator><creator>HOOI WAN TAT</creator><scope>EVB</scope></search><sort><creationdate>20131219</creationdate><title>Gate array architecture with multiple programmable regions</title><author>PARK JONATHAN C ; TEE KOK SIONG ; WERFELLI SALAH M ; KANG WEIZHI ; LEE JEREMY JIA JIAN ; HOOI WAN TAT</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2013334576A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>PARK JONATHAN C</creatorcontrib><creatorcontrib>TEE KOK SIONG</creatorcontrib><creatorcontrib>WERFELLI SALAH M</creatorcontrib><creatorcontrib>KANG WEIZHI</creatorcontrib><creatorcontrib>LEE JEREMY JIA JIAN</creatorcontrib><creatorcontrib>HOOI WAN TAT</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PARK JONATHAN C</au><au>TEE KOK SIONG</au><au>WERFELLI SALAH M</au><au>KANG WEIZHI</au><au>LEE JEREMY JIA JIAN</au><au>HOOI WAN TAT</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Gate array architecture with multiple programmable regions</title><date>2013-12-19</date><risdate>2013</risdate><abstract>An integrated circuit includes a gate array layer having a two-dimensional array of logic gates, each logic gate including multiple transistors. At least one upper template-based metal layer is coupled to the gate array layer and is configured to define at least one of a power distribution network, a clock network and a global signal network. A configuration of traces attic upper template-based metal layer is at least mainly predetermined prior to design of the integrated circuit.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2013334576A1
source	esp@cenet
subjects	BASIC ELECTRIC ELEMENTS CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PHYSICS SEMICONDUCTOR DEVICES
title	Gate array architecture with multiple programmable regions
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-24T00%3A20%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PARK%20JONATHAN%20C&rft.date=2013-12-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2013334576A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true