METHODS FOR FORMING FINE PATTERNS OF A SEMICONDUCTOR DEVICE
Methods of forming fine patterns are provided. The methods may include forming first hard mask patterns extending in a first direction on a lower layer, forming second hard mask patterns filling gap regions between the first hard mask patterns, forming first mask patterns extending in a second direc...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | NAM SEOKWOO YOON KUKHAN PARK JOON-SOO KIM CHEOLHONG KIM JOON |
description | Methods of forming fine patterns are provided. The methods may include forming first hard mask patterns extending in a first direction on a lower layer, forming second hard mask patterns filling gap regions between the first hard mask patterns, forming first mask patterns extending in a second direction perpendicular to the first direction on the first and second hard mask patterns, etching the first hard mask patterns using the first mask patterns as etch masks to form first openings, forming second mask patterns filling the first openings and extending in the second direction, and etching the second hard mask patterns using the second mask patterns as etch masks to form second openings spaced apart from the first openings in a diagonal direction with respect to the first direction. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2013260559A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2013260559A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2013260559A13</originalsourceid><addsrcrecordid>eNrjZLD2dQ3x8HcJVnDzDwJhX08_dwU3Tz9XhQDHkBDXIL9gBX83BUeFYFdfT2d_P5dQ5xCgQhfXME9nVx4G1rTEnOJUXijNzaDs5hri7KGbWpAfn1pckJicmpdaEh8abGRgaGxkZmBqauloaEycKgBzyCod</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHODS FOR FORMING FINE PATTERNS OF A SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>NAM SEOKWOO ; YOON KUKHAN ; PARK JOON-SOO ; KIM CHEOLHONG ; KIM JOON</creator><creatorcontrib>NAM SEOKWOO ; YOON KUKHAN ; PARK JOON-SOO ; KIM CHEOLHONG ; KIM JOON</creatorcontrib><description>Methods of forming fine patterns are provided. The methods may include forming first hard mask patterns extending in a first direction on a lower layer, forming second hard mask patterns filling gap regions between the first hard mask patterns, forming first mask patterns extending in a second direction perpendicular to the first direction on the first and second hard mask patterns, etching the first hard mask patterns using the first mask patterns as etch masks to form first openings, forming second mask patterns filling the first openings and extending in the second direction, and etching the second hard mask patterns using the second mask patterns as etch masks to form second openings spaced apart from the first openings in a diagonal direction with respect to the first direction.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20131003&DB=EPODOC&CC=US&NR=2013260559A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,782,887,25573,76557</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20131003&DB=EPODOC&CC=US&NR=2013260559A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAM SEOKWOO</creatorcontrib><creatorcontrib>YOON KUKHAN</creatorcontrib><creatorcontrib>PARK JOON-SOO</creatorcontrib><creatorcontrib>KIM CHEOLHONG</creatorcontrib><creatorcontrib>KIM JOON</creatorcontrib><title>METHODS FOR FORMING FINE PATTERNS OF A SEMICONDUCTOR DEVICE</title><description>Methods of forming fine patterns are provided. The methods may include forming first hard mask patterns extending in a first direction on a lower layer, forming second hard mask patterns filling gap regions between the first hard mask patterns, forming first mask patterns extending in a second direction perpendicular to the first direction on the first and second hard mask patterns, etching the first hard mask patterns using the first mask patterns as etch masks to form first openings, forming second mask patterns filling the first openings and extending in the second direction, and etching the second hard mask patterns using the second mask patterns as etch masks to form second openings spaced apart from the first openings in a diagonal direction with respect to the first direction.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD2dQ3x8HcJVnDzDwJhX08_dwU3Tz9XhQDHkBDXIL9gBX83BUeFYFdfT2d_P5dQ5xCgQhfXME9nVx4G1rTEnOJUXijNzaDs5hri7KGbWpAfn1pckJicmpdaEh8abGRgaGxkZmBqauloaEycKgBzyCod</recordid><startdate>20131003</startdate><enddate>20131003</enddate><creator>NAM SEOKWOO</creator><creator>YOON KUKHAN</creator><creator>PARK JOON-SOO</creator><creator>KIM CHEOLHONG</creator><creator>KIM JOON</creator><scope>EVB</scope></search><sort><creationdate>20131003</creationdate><title>METHODS FOR FORMING FINE PATTERNS OF A SEMICONDUCTOR DEVICE</title><author>NAM SEOKWOO ; YOON KUKHAN ; PARK JOON-SOO ; KIM CHEOLHONG ; KIM JOON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2013260559A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>NAM SEOKWOO</creatorcontrib><creatorcontrib>YOON KUKHAN</creatorcontrib><creatorcontrib>PARK JOON-SOO</creatorcontrib><creatorcontrib>KIM CHEOLHONG</creatorcontrib><creatorcontrib>KIM JOON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAM SEOKWOO</au><au>YOON KUKHAN</au><au>PARK JOON-SOO</au><au>KIM CHEOLHONG</au><au>KIM JOON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHODS FOR FORMING FINE PATTERNS OF A SEMICONDUCTOR DEVICE</title><date>2013-10-03</date><risdate>2013</risdate><abstract>Methods of forming fine patterns are provided. The methods may include forming first hard mask patterns extending in a first direction on a lower layer, forming second hard mask patterns filling gap regions between the first hard mask patterns, forming first mask patterns extending in a second direction perpendicular to the first direction on the first and second hard mask patterns, etching the first hard mask patterns using the first mask patterns as etch masks to form first openings, forming second mask patterns filling the first openings and extending in the second direction, and etching the second hard mask patterns using the second mask patterns as etch masks to form second openings spaced apart from the first openings in a diagonal direction with respect to the first direction.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2013260559A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | METHODS FOR FORMING FINE PATTERNS OF A SEMICONDUCTOR DEVICE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-02T06%3A31%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAM%20SEOKWOO&rft.date=2013-10-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2013260559A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |