INTEGRATED CIRCUIT DEVICE, DATA STORAGE ARRAY SYSTEM AND METHOD THEREFOR

INTEGRATED CIRCUIT DEVICE, DATA STORAGE ARRAY SYSTEM AND METHOD THEREFOR

An integrated circuit device comprises a data storage array controller for providing data storage array functionality for at least one data storage array. The data storage array controller comprises an address window controller arranged to receive at least one data storage device access command, and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GLICKMAN ERAN, BAR RON, MICHALOVICH BENNY
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GLICKMAN ERAN
BAR RON
MICHALOVICH BENNY
description An integrated circuit device comprises a data storage array controller for providing data storage array functionality for at least one data storage array. The data storage array controller comprises an address window controller arranged to receive at least one data storage device access command, and upon receipt of the at least one data storage device access command the address window controller is arranged to compare a target address of the at least one data storage device access command to an address window for a target storage device of the at least one data storage device access command, and if the target address is outside of the address window for the target storage device, block the at least one data storage device access command.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2013117506A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2013117506A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2013117506A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w4GrQmNR5yN3bTK0gctV6FRKSSfRQv1_XPwAp7e8rfGhVa4FlQlcENcFBeJHcHwCQkVIGgVrBhTBHlKflBvAlqBh9ZFAPQtXUfZmM4_PNR9-7syxYnX-nJf3kNdlnPIrf4YuXQpbWnu_Fje05X_rC6LlLZM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGRATED CIRCUIT DEVICE, DATA STORAGE ARRAY SYSTEM AND METHOD THEREFOR</title><source>esp@cenet</source><creator>GLICKMAN ERAN ; BAR RON ; MICHALOVICH BENNY</creator><creatorcontrib>GLICKMAN ERAN ; BAR RON ; MICHALOVICH BENNY</creatorcontrib><description>An integrated circuit device comprises a data storage array controller for providing data storage array functionality for at least one data storage array. The data storage array controller comprises an address window controller arranged to receive at least one data storage device access command, and upon receipt of the at least one data storage device access command the address window controller is arranged to compare a target address of the at least one data storage device access command to an address window for a target storage device of the at least one data storage device access command, and if the target address is outside of the address window for the target storage device, block the at least one data storage device access command.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130509&amp;DB=EPODOC&amp;CC=US&amp;NR=2013117506A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130509&amp;DB=EPODOC&amp;CC=US&amp;NR=2013117506A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GLICKMAN ERAN</creatorcontrib><creatorcontrib>BAR RON</creatorcontrib><creatorcontrib>MICHALOVICH BENNY</creatorcontrib><title>INTEGRATED CIRCUIT DEVICE, DATA STORAGE ARRAY SYSTEM AND METHOD THEREFOR</title><description>An integrated circuit device comprises a data storage array controller for providing data storage array functionality for at least one data storage array. The data storage array controller comprises an address window controller arranged to receive at least one data storage device access command, and upon receipt of the at least one data storage device access command the address window controller is arranged to compare a target address of the at least one data storage device access command to an address window for a target storage device of the at least one data storage device access command, and if the target address is outside of the address window for the target storage device, block the at least one data storage device access command.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w4GrQmNR5yN3bTK0gctV6FRKSSfRQv1_XPwAp7e8rfGhVa4FlQlcENcFBeJHcHwCQkVIGgVrBhTBHlKflBvAlqBh9ZFAPQtXUfZmM4_PNR9-7syxYnX-nJf3kNdlnPIrf4YuXQpbWnu_Fje05X_rC6LlLZM</recordid><startdate>20130509</startdate><enddate>20130509</enddate><creator>GLICKMAN ERAN</creator><creator>BAR RON</creator><creator>MICHALOVICH BENNY</creator><scope>EVB</scope></search><sort><creationdate>20130509</creationdate><title>INTEGRATED CIRCUIT DEVICE, DATA STORAGE ARRAY SYSTEM AND METHOD THEREFOR</title><author>GLICKMAN ERAN ; BAR RON ; MICHALOVICH BENNY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2013117506A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>GLICKMAN ERAN</creatorcontrib><creatorcontrib>BAR RON</creatorcontrib><creatorcontrib>MICHALOVICH BENNY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GLICKMAN ERAN</au><au>BAR RON</au><au>MICHALOVICH BENNY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGRATED CIRCUIT DEVICE, DATA STORAGE ARRAY SYSTEM AND METHOD THEREFOR</title><date>2013-05-09</date><risdate>2013</risdate><abstract>An integrated circuit device comprises a data storage array controller for providing data storage array functionality for at least one data storage array. The data storage array controller comprises an address window controller arranged to receive at least one data storage device access command, and upon receipt of the at least one data storage device access command the address window controller is arranged to compare a target address of the at least one data storage device access command to an address window for a target storage device of the at least one data storage device access command, and if the target address is outside of the address window for the target storage device, block the at least one data storage device access command.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2013117506A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title INTEGRATED CIRCUIT DEVICE, DATA STORAGE ARRAY SYSTEM AND METHOD THEREFOR
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T07%3A15%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GLICKMAN%20ERAN&rft.date=2013-05-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2013117506A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true