ORTHOGONAL VARIABLE SPREADING FACTOR CODE SEQUENCE GENERATION

ORTHOGONAL VARIABLE SPREADING FACTOR CODE SEQUENCE GENERATION

An apparatus generally having a first circuit and a second circuit is disclosed. The first circuit may be configured to generate (i) a plurality of first code bits in response to an index value and (ii) a plurality of first intermediate bits in response to the index value. The first code bits may be...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: DUBROVIN LEONID, RABINOVITCH ALEXANDER, ARVIV ELIAHOU
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
MULTIPLEX COMMUNICATION
WIRELESS COMMUNICATIONS NETWORKS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator DUBROVIN LEONID
RABINOVITCH ALEXANDER
ARVIV ELIAHOU
description An apparatus generally having a first circuit and a second circuit is disclosed. The first circuit may be configured to generate (i) a plurality of first code bits in response to an index value and (ii) a plurality of first intermediate bits in response to the index value. The first code bits may be generated in parallel with the first intermediate bits. The second circuit may be configured to generate a plurality of second code bits in response to all of (i) the index value, (ii) the first code bits and (iii) the first intermediate bits. A combination of the first code bits and the second code bits generally forms one of a plurality of orthogonal codes.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2013077464A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2013077464A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2013077464A13</originalsourceid><addsrcrecordid>eNrjZLD1Dwrx8Hf393P0UQhzDPJ0dPJxVQgOCHJ1dPH0c1dwc3QO8Q9ScPZ3AYq6Boa6-jm7Kri7-rkGOYZ4-vvxMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjA0NjA3NzEzMTR0Nj4lQBAOG1Kts</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ORTHOGONAL VARIABLE SPREADING FACTOR CODE SEQUENCE GENERATION</title><source>esp@cenet</source><creator>DUBROVIN LEONID ; RABINOVITCH ALEXANDER ; ARVIV ELIAHOU</creator><creatorcontrib>DUBROVIN LEONID ; RABINOVITCH ALEXANDER ; ARVIV ELIAHOU</creatorcontrib><description>An apparatus generally having a first circuit and a second circuit is disclosed. The first circuit may be configured to generate (i) a plurality of first code bits in response to an index value and (ii) a plurality of first intermediate bits in response to the index value. The first code bits may be generated in parallel with the first intermediate bits. The second circuit may be configured to generate a plurality of second code bits in response to all of (i) the index value, (ii) the first code bits and (iii) the first intermediate bits. A combination of the first code bits and the second code bits generally forms one of a plurality of orthogonal codes.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; MULTIPLEX COMMUNICATION ; WIRELESS COMMUNICATIONS NETWORKS</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130328&amp;DB=EPODOC&amp;CC=US&amp;NR=2013077464A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130328&amp;DB=EPODOC&amp;CC=US&amp;NR=2013077464A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DUBROVIN LEONID</creatorcontrib><creatorcontrib>RABINOVITCH ALEXANDER</creatorcontrib><creatorcontrib>ARVIV ELIAHOU</creatorcontrib><title>ORTHOGONAL VARIABLE SPREADING FACTOR CODE SEQUENCE GENERATION</title><description>An apparatus generally having a first circuit and a second circuit is disclosed. The first circuit may be configured to generate (i) a plurality of first code bits in response to an index value and (ii) a plurality of first intermediate bits in response to the index value. The first code bits may be generated in parallel with the first intermediate bits. The second circuit may be configured to generate a plurality of second code bits in response to all of (i) the index value, (ii) the first code bits and (iii) the first intermediate bits. A combination of the first code bits and the second code bits generally forms one of a plurality of orthogonal codes.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>MULTIPLEX COMMUNICATION</subject><subject>WIRELESS COMMUNICATIONS NETWORKS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD1Dwrx8Hf393P0UQhzDPJ0dPJxVQgOCHJ1dPH0c1dwc3QO8Q9ScPZ3AYq6Boa6-jm7Kri7-rkGOYZ4-vvxMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjA0NjA3NzEzMTR0Nj4lQBAOG1Kts</recordid><startdate>20130328</startdate><enddate>20130328</enddate><creator>DUBROVIN LEONID</creator><creator>RABINOVITCH ALEXANDER</creator><creator>ARVIV ELIAHOU</creator><scope>EVB</scope></search><sort><creationdate>20130328</creationdate><title>ORTHOGONAL VARIABLE SPREADING FACTOR CODE SEQUENCE GENERATION</title><author>DUBROVIN LEONID ; RABINOVITCH ALEXANDER ; ARVIV ELIAHOU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2013077464A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>MULTIPLEX COMMUNICATION</topic><topic>WIRELESS COMMUNICATIONS NETWORKS</topic><toplevel>online_resources</toplevel><creatorcontrib>DUBROVIN LEONID</creatorcontrib><creatorcontrib>RABINOVITCH ALEXANDER</creatorcontrib><creatorcontrib>ARVIV ELIAHOU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DUBROVIN LEONID</au><au>RABINOVITCH ALEXANDER</au><au>ARVIV ELIAHOU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ORTHOGONAL VARIABLE SPREADING FACTOR CODE SEQUENCE GENERATION</title><date>2013-03-28</date><risdate>2013</risdate><abstract>An apparatus generally having a first circuit and a second circuit is disclosed. The first circuit may be configured to generate (i) a plurality of first code bits in response to an index value and (ii) a plurality of first intermediate bits in response to the index value. The first code bits may be generated in parallel with the first intermediate bits. The second circuit may be configured to generate a plurality of second code bits in response to all of (i) the index value, (ii) the first code bits and (iii) the first intermediate bits. A combination of the first code bits and the second code bits generally forms one of a plurality of orthogonal codes.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2013077464A1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
MULTIPLEX COMMUNICATION
WIRELESS COMMUNICATIONS NETWORKS
title ORTHOGONAL VARIABLE SPREADING FACTOR CODE SEQUENCE GENERATION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T20%3A45%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DUBROVIN%20LEONID&rft.date=2013-03-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2013077464A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true