IIMPLEMENTING Z DIRECTIONAL MACRO PORT ASSIGNMENT

IIMPLEMENTING Z DIRECTIONAL MACRO PORT ASSIGNMENT

A method, system and computer program product are provided for implementing an enhanced Z-directional macro port assignment or three-dimensional port creation for random logic macros of heterogeneous hierarchical integrated circuit chips. An initial port placement is provided on a layer for a macro....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WHITE BRADLEY C, HELVEY TIMOTHY D, EVANS SEAN T, VAN VREEDE JASON L, ELLAVSKY MATTHEW R, NORMAND PHILLIP P
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WHITE BRADLEY C
HELVEY TIMOTHY D
EVANS SEAN T
VAN VREEDE JASON L
ELLAVSKY MATTHEW R
NORMAND PHILLIP P
description A method, system and computer program product are provided for implementing an enhanced Z-directional macro port assignment or three-dimensional port creation for random logic macros of heterogeneous hierarchical integrated circuit chips. An initial port placement is provided on a layer for a macro. The initial port placement is expanded to provide a three-dimensional port shape including a plurality of metal layers along a z-axis. Wire routing of each of the macro level and a chip top level is defined within the expanded three-dimensional port shape. Each unnecessary metal layer of the expanded three-dimensional port shape is removed, providing a final three-dimensional port shape.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2013042214A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2013042214A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2013042214A13</originalsourceid><addsrcrecordid>eNrjZDD09PQN8HH1dfUL8fRzV4hScPEMcnUO8fT3c_RR8HV0DvJXCPAPClFwDA72dPcDKeNhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhsYGJkZGhiaOhsbEqQIABJYnnA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>IIMPLEMENTING Z DIRECTIONAL MACRO PORT ASSIGNMENT</title><source>esp@cenet</source><creator>WHITE BRADLEY C ; HELVEY TIMOTHY D ; EVANS SEAN T ; VAN VREEDE JASON L ; ELLAVSKY MATTHEW R ; NORMAND PHILLIP P</creator><creatorcontrib>WHITE BRADLEY C ; HELVEY TIMOTHY D ; EVANS SEAN T ; VAN VREEDE JASON L ; ELLAVSKY MATTHEW R ; NORMAND PHILLIP P</creatorcontrib><description>A method, system and computer program product are provided for implementing an enhanced Z-directional macro port assignment or three-dimensional port creation for random logic macros of heterogeneous hierarchical integrated circuit chips. An initial port placement is provided on a layer for a macro. The initial port placement is expanded to provide a three-dimensional port shape including a plurality of metal layers along a z-axis. Wire routing of each of the macro level and a chip top level is defined within the expanded three-dimensional port shape. Each unnecessary metal layer of the expanded three-dimensional port shape is removed, providing a final three-dimensional port shape.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130214&amp;DB=EPODOC&amp;CC=US&amp;NR=2013042214A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130214&amp;DB=EPODOC&amp;CC=US&amp;NR=2013042214A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WHITE BRADLEY C</creatorcontrib><creatorcontrib>HELVEY TIMOTHY D</creatorcontrib><creatorcontrib>EVANS SEAN T</creatorcontrib><creatorcontrib>VAN VREEDE JASON L</creatorcontrib><creatorcontrib>ELLAVSKY MATTHEW R</creatorcontrib><creatorcontrib>NORMAND PHILLIP P</creatorcontrib><title>IIMPLEMENTING Z DIRECTIONAL MACRO PORT ASSIGNMENT</title><description>A method, system and computer program product are provided for implementing an enhanced Z-directional macro port assignment or three-dimensional port creation for random logic macros of heterogeneous hierarchical integrated circuit chips. An initial port placement is provided on a layer for a macro. The initial port placement is expanded to provide a three-dimensional port shape including a plurality of metal layers along a z-axis. Wire routing of each of the macro level and a chip top level is defined within the expanded three-dimensional port shape. Each unnecessary metal layer of the expanded three-dimensional port shape is removed, providing a final three-dimensional port shape.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD09PQN8HH1dfUL8fRzV4hScPEMcnUO8fT3c_RR8HV0DvJXCPAPClFwDA72dPcDKeNhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhsYGJkZGhiaOhsbEqQIABJYnnA</recordid><startdate>20130214</startdate><enddate>20130214</enddate><creator>WHITE BRADLEY C</creator><creator>HELVEY TIMOTHY D</creator><creator>EVANS SEAN T</creator><creator>VAN VREEDE JASON L</creator><creator>ELLAVSKY MATTHEW R</creator><creator>NORMAND PHILLIP P</creator><scope>EVB</scope></search><sort><creationdate>20130214</creationdate><title>IIMPLEMENTING Z DIRECTIONAL MACRO PORT ASSIGNMENT</title><author>WHITE BRADLEY C ; HELVEY TIMOTHY D ; EVANS SEAN T ; VAN VREEDE JASON L ; ELLAVSKY MATTHEW R ; NORMAND PHILLIP P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2013042214A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WHITE BRADLEY C</creatorcontrib><creatorcontrib>HELVEY TIMOTHY D</creatorcontrib><creatorcontrib>EVANS SEAN T</creatorcontrib><creatorcontrib>VAN VREEDE JASON L</creatorcontrib><creatorcontrib>ELLAVSKY MATTHEW R</creatorcontrib><creatorcontrib>NORMAND PHILLIP P</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WHITE BRADLEY C</au><au>HELVEY TIMOTHY D</au><au>EVANS SEAN T</au><au>VAN VREEDE JASON L</au><au>ELLAVSKY MATTHEW R</au><au>NORMAND PHILLIP P</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>IIMPLEMENTING Z DIRECTIONAL MACRO PORT ASSIGNMENT</title><date>2013-02-14</date><risdate>2013</risdate><abstract>A method, system and computer program product are provided for implementing an enhanced Z-directional macro port assignment or three-dimensional port creation for random logic macros of heterogeneous hierarchical integrated circuit chips. An initial port placement is provided on a layer for a macro. The initial port placement is expanded to provide a three-dimensional port shape including a plurality of metal layers along a z-axis. Wire routing of each of the macro level and a chip top level is defined within the expanded three-dimensional port shape. Each unnecessary metal layer of the expanded three-dimensional port shape is removed, providing a final three-dimensional port shape.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2013042214A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title IIMPLEMENTING Z DIRECTIONAL MACRO PORT ASSIGNMENT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T18%3A30%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WHITE%20BRADLEY%20C&rft.date=2013-02-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2013042214A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true