DRAM DEVICES AND METHODS OF MANUFACTURING THE SAME

A DRAM device includes a substrate including an active region having an island shape and a buried gate pattern. A mask pattern is over an upper surface portion of the substrate between portions of the buried gate pattern. A capping insulating layer fills a gap between portions of the mask pattern. A...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PARK JONGUL, JEONG SANG-SUP, KANG BYUNG-JIN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PARK JONGUL
JEONG SANG-SUP
KANG BYUNG-JIN
description A DRAM device includes a substrate including an active region having an island shape and a buried gate pattern. A mask pattern is over an upper surface portion of the substrate between portions of the buried gate pattern. A capping insulating layer fills a gap between portions of the mask pattern. A first pad contact penetrates the capping insulating layer and the mask pattern, and contacts a first portion of the substrate in the active region. Second pad contacts are under the capping insulating layer, and contact a second portion of the substrate in the active region positioned at both sides of the first pad contact. A spacer is between the first and second pad contacts to insulate the first and second pad contacts. A bit line configured to electrically connect with the first pad contact, and a capacitor configured to electrically connect with the second pad contacts, are provided.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2013009226A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2013009226A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2013009226A13</originalsourceid><addsrcrecordid>eNrjZDByCXL0VXBxDfN0dg1WcPRzUfB1DfHwdwlW8HdT8HX0C3VzdA4JDfL0c1cI8XBVCHb0deVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhsYGBpZGRmaOhsbEqQIA6N0nXQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DRAM DEVICES AND METHODS OF MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>PARK JONGUL ; JEONG SANG-SUP ; KANG BYUNG-JIN</creator><creatorcontrib>PARK JONGUL ; JEONG SANG-SUP ; KANG BYUNG-JIN</creatorcontrib><description>A DRAM device includes a substrate including an active region having an island shape and a buried gate pattern. A mask pattern is over an upper surface portion of the substrate between portions of the buried gate pattern. A capping insulating layer fills a gap between portions of the mask pattern. A first pad contact penetrates the capping insulating layer and the mask pattern, and contacts a first portion of the substrate in the active region. Second pad contacts are under the capping insulating layer, and contact a second portion of the substrate in the active region positioned at both sides of the first pad contact. A spacer is between the first and second pad contacts to insulate the first and second pad contacts. A bit line configured to electrically connect with the first pad contact, and a capacitor configured to electrically connect with the second pad contacts, are provided.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130110&amp;DB=EPODOC&amp;CC=US&amp;NR=2013009226A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130110&amp;DB=EPODOC&amp;CC=US&amp;NR=2013009226A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PARK JONGUL</creatorcontrib><creatorcontrib>JEONG SANG-SUP</creatorcontrib><creatorcontrib>KANG BYUNG-JIN</creatorcontrib><title>DRAM DEVICES AND METHODS OF MANUFACTURING THE SAME</title><description>A DRAM device includes a substrate including an active region having an island shape and a buried gate pattern. A mask pattern is over an upper surface portion of the substrate between portions of the buried gate pattern. A capping insulating layer fills a gap between portions of the mask pattern. A first pad contact penetrates the capping insulating layer and the mask pattern, and contacts a first portion of the substrate in the active region. Second pad contacts are under the capping insulating layer, and contact a second portion of the substrate in the active region positioned at both sides of the first pad contact. A spacer is between the first and second pad contacts to insulate the first and second pad contacts. A bit line configured to electrically connect with the first pad contact, and a capacitor configured to electrically connect with the second pad contacts, are provided.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDByCXL0VXBxDfN0dg1WcPRzUfB1DfHwdwlW8HdT8HX0C3VzdA4JDfL0c1cI8XBVCHb0deVhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhsYGBpZGRmaOhsbEqQIA6N0nXQ</recordid><startdate>20130110</startdate><enddate>20130110</enddate><creator>PARK JONGUL</creator><creator>JEONG SANG-SUP</creator><creator>KANG BYUNG-JIN</creator><scope>EVB</scope></search><sort><creationdate>20130110</creationdate><title>DRAM DEVICES AND METHODS OF MANUFACTURING THE SAME</title><author>PARK JONGUL ; JEONG SANG-SUP ; KANG BYUNG-JIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2013009226A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>PARK JONGUL</creatorcontrib><creatorcontrib>JEONG SANG-SUP</creatorcontrib><creatorcontrib>KANG BYUNG-JIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PARK JONGUL</au><au>JEONG SANG-SUP</au><au>KANG BYUNG-JIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DRAM DEVICES AND METHODS OF MANUFACTURING THE SAME</title><date>2013-01-10</date><risdate>2013</risdate><abstract>A DRAM device includes a substrate including an active region having an island shape and a buried gate pattern. A mask pattern is over an upper surface portion of the substrate between portions of the buried gate pattern. A capping insulating layer fills a gap between portions of the mask pattern. A first pad contact penetrates the capping insulating layer and the mask pattern, and contacts a first portion of the substrate in the active region. Second pad contacts are under the capping insulating layer, and contact a second portion of the substrate in the active region positioned at both sides of the first pad contact. A spacer is between the first and second pad contacts to insulate the first and second pad contacts. A bit line configured to electrically connect with the first pad contact, and a capacitor configured to electrically connect with the second pad contacts, are provided.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2013009226A1
source esp@cenet
subjects ELECTRICITY
title DRAM DEVICES AND METHODS OF MANUFACTURING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T05%3A14%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PARK%20JONGUL&rft.date=2013-01-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2013009226A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true